國立虎尾科技大學 |

COMMSYN : = On -chip communication architecture synthesis for Multi-Processor Systems-on-Chip.

紀錄類型:	書目-語言資料,手稿 : Monograph/item
正題名/作者:	COMMSYN :/
其他題名:	On -chip communication architecture synthesis for Multi-Processor Systems-on-Chip.
作者:	Pasricha, Sudeep.
面頁冊數:	1 online resource (206 pages)
附註:	Source: Dissertation Abstracts International, Volume: 69-06, Section: B, page: 3666.
Contained By:	Dissertation Abstracts International69-06B.
標題:	Computer science. -
電子資源:	click for full text (PQDT)
ISBN:	9780549682110

COMMSYN : = On -chip communication architecture synthesis for Multi-Processor Systems-on-Chip.
Pasricha, Sudeep.

COMMSYN :On -chip communication architecture synthesis for Multi-Processor Systems-on-Chip. - 1 online resource (206 pages)

Source: Dissertation Abstracts International, Volume: 69-06, Section: B, page: 3666.

Thesis (Ph.D.)--University of California, Irvine, 2008.

Includes bibliographical references

With the increasing performance demands of emerging convergence applications and advances in process technology, Multiprocessor Systems-on-Chip (MPSoCs) are becoming prevalent in modern embedded systems. The on-chip communication architecture that interconnects the various components in such systems has a large and critical impact on the overall system performance, power, cost and reliability. Consequently, the design, exploration and implementation of on-chip communication architectures have become some of the most time-consuming activities for system designers in a typical MPSoC design flow. The task of on-chip communication architecture design is further hampered by a lack of state-of-the-art system-level tools and methodologies to cope with their increasingly significant role in systems today.

Electronic reproduction.
Ann Arbor, Mich. :
ProQuest,
2018

Mode of access: World Wide Web

ISBN: 9780549682110Subjects--Topical Terms:

573171
Computer science.
Index Terms--Genre/Form:

554714
Electronic books.

COMMSYN : = On -chip communication architecture synthesis for Multi-Processor Systems-on-Chip.
LDR:03130ntm a2200337Ki 4500 001 915958
005 20180907134544.5
006 m o u
007 cr mn||||a|a||
008 190606s2008 xx obm 000 0 eng d
020 $a 9780549682110
035 $a (MiAaPQ)AAI3318721
035 $a AAI3318721
040 $a MiAaPQ $b eng $c MiAaPQ $d NTU
100 1 $a Pasricha, Sudeep. $3 655373
245 1 0 $a COMMSYN : $b On -chip communication architecture synthesis for Multi-Processor Systems-on-Chip.
264 0 $c 2008
300 $a 1 online resource (206 pages)
336 $a text $b txt $2 rdacontent
337 $a computer $b c $2 rdamedia
338 $a online resource $b cr $2 rdacarrier
500 $a Source: Dissertation Abstracts International, Volume: 69-06, Section: B, page: 3666.
500 $a Adviser: Nikil Dutt.
502 $a Thesis (Ph.D.)--University of California, Irvine, 2008.
504 $a Includes bibliographical references
520 $a With the increasing performance demands of emerging convergence applications and advances in process technology, Multiprocessor Systems-on-Chip (MPSoCs) are becoming prevalent in modern embedded systems. The on-chip communication architecture that interconnects the various components in such systems has a large and critical impact on the overall system performance, power, cost and reliability. Consequently, the design, exploration and implementation of on-chip communication architectures have become some of the most time-consuming activities for system designers in a typical MPSoC design flow. The task of on-chip communication architecture design is further hampered by a lack of state-of-the-art system-level tools and methodologies to cope with their increasingly significant role in systems today.
520 $a In this dissertation, we propose the COMMSYN framework for automated exploration and synthesis of on-chip communication architectures in emerging heterogeneous MPSoC applications. We have developed fast and accurate simulation and power estimation models for reliable on-chip communication architecture exploration early in the design flow. These models are used in our framework to make informed decisions during synthesis. COMMSYN enables a physical-implementation-aware and memory-architecture-aware on-chip communication architecture synthesis, comprehensively and automatically generating both the topology and protocol parameters, while trading off multiple design constraints such as power, performance, area and cost.
520 $a Such a multi-faceted synthesis framework accrues many benefits for MPSoC designs such as improved design reliability and quality, better complexity management, reduced system cost and a faster time-to-market. The experiments on several industrial strength applications demonstrate the utility of the automated and comprehensive synthesis framework for MPSoC designs.
533 $a Electronic reproduction. $b Ann Arbor, Mich. : $c ProQuest, $d 2018
538 $a Mode of access: World Wide Web
650 4 $a Computer science. $3 573171
655 7 $a Electronic books. $2 local $3 554714
690 $a 0984
710 2 $a ProQuest Information and Learning Co. $3 1178819
710 2 $a University of California, Irvine. $3 1184542
773 0 $t Dissertation Abstracts International $g 69-06B.
856 4 0 $u http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3318721 $z click for full text (PQDT)