System-level synthesis and verification.
Northwestern University.

 

  • System-level synthesis and verification.
  • 紀錄類型: 書目-語言資料,手稿 : Monograph/item
    正題名/作者: System-level synthesis and verification./
    作者: Liveris, Nikolaos.
    面頁冊數: 1 online resource (250 pages)
    附註: Source: Dissertation Abstracts International, Volume: 69-11, Section: B, page: 7039.
    Contained By: Dissertation Abstracts International69-11B.
    標題: Electrical engineering. -
    電子資源: click for full text (PQDT)
    ISBN: 9780549883753
多媒體
評論
Export
取書館別
 
 
變更密碼[密碼必須為2種組合(英文和數字)及長度為10碼以上]
登入