語系:
繁體中文
English
說明(常見問題)
登入
回首頁
切換:
標籤
|
MARC模式
|
ISBD
A High Performance Modulator Design ...
~
San Jose State University.
A High Performance Modulator Design for OFDM Systems.
紀錄類型:
書目-語言資料,手稿 : Monograph/item
正題名/作者:
A High Performance Modulator Design for OFDM Systems./
作者:
Khan, Gibran.
面頁冊數:
1 online resource (87 pages)
附註:
Source: Masters Abstracts International, Volume: 56-05.
Contained By:
Masters Abstracts International56-05(E).
標題:
Electrical engineering. -
電子資源:
click for full text (PQDT)
ISBN:
9780355068900
A High Performance Modulator Design for OFDM Systems.
Khan, Gibran.
A High Performance Modulator Design for OFDM Systems.
- 1 online resource (87 pages)
Source: Masters Abstracts International, Volume: 56-05.
Thesis (M.S.)--San Jose State University, 2017.
Includes bibliographical references
Wireless communication and semiconductor technology have helped electronic devices to become portable, stand-alone units capable of performing the necessary and high-end functions similar to those of a full-fledged desktop. Communication consistency and high-quality media support are achieved through minimal loss of data and high data rates. Orthogonal frequency division multiplexing (OFDM) is one such standard capable of supporting high data rates with minimal signal degradation by transmitting data over a band of frequencies. Demand for 5G network and faster wireless local area networks (WLAN)-based communication poses a challenge for OFDM systems to better their performance rates. Architectural changes and technological advancements have great potential to cope with these challenges. This project concerned the design of a high speed modulator for OFDM systems using 45-nanometer technology that can support a bit rate of 1 Gbps. The architecture consisted of a 16-quadrature amplitude modulation (QAM) constellation mapping scheme and a 64-point inverse fast fourier transform (IFFT) module that will increase the bit rate and provide frequency division to the signal. The design consisted of transistor level schematics along with behavioral modeling using Verilog-A language. The simulation and analysis were done using the Cadence Virtuoso tool and Spectre simulator.
Electronic reproduction.
Ann Arbor, Mich. :
ProQuest,
2018
Mode of access: World Wide Web
ISBN: 9780355068900Subjects--Topical Terms:
596380
Electrical engineering.
Index Terms--Genre/Form:
554714
Electronic books.
A High Performance Modulator Design for OFDM Systems.
LDR
:02549ntm a2200325Ki 4500
001
918310
005
20181114145235.5
006
m o u
007
cr mn||||a|a||
008
190606s2017 xx obm 000 0 eng d
020
$a
9780355068900
035
$a
(MiAaPQ)AAI10286939
035
$a
(MiAaPQ)sjsu:11136
035
$a
AAI10286939
040
$a
MiAaPQ
$b
eng
$c
MiAaPQ
$d
NTU
100
1
$a
Khan, Gibran.
$3
1192600
245
1 2
$a
A High Performance Modulator Design for OFDM Systems.
264
0
$c
2017
300
$a
1 online resource (87 pages)
336
$a
text
$b
txt
$2
rdacontent
337
$a
computer
$b
c
$2
rdamedia
338
$a
online resource
$b
cr
$2
rdacarrier
500
$a
Source: Masters Abstracts International, Volume: 56-05.
500
$a
Adviser: Sotoudeh Hamedi-Hagh.
502
$a
Thesis (M.S.)--San Jose State University, 2017.
504
$a
Includes bibliographical references
520
$a
Wireless communication and semiconductor technology have helped electronic devices to become portable, stand-alone units capable of performing the necessary and high-end functions similar to those of a full-fledged desktop. Communication consistency and high-quality media support are achieved through minimal loss of data and high data rates. Orthogonal frequency division multiplexing (OFDM) is one such standard capable of supporting high data rates with minimal signal degradation by transmitting data over a band of frequencies. Demand for 5G network and faster wireless local area networks (WLAN)-based communication poses a challenge for OFDM systems to better their performance rates. Architectural changes and technological advancements have great potential to cope with these challenges. This project concerned the design of a high speed modulator for OFDM systems using 45-nanometer technology that can support a bit rate of 1 Gbps. The architecture consisted of a 16-quadrature amplitude modulation (QAM) constellation mapping scheme and a 64-point inverse fast fourier transform (IFFT) module that will increase the bit rate and provide frequency division to the signal. The design consisted of transistor level schematics along with behavioral modeling using Verilog-A language. The simulation and analysis were done using the Cadence Virtuoso tool and Spectre simulator.
533
$a
Electronic reproduction.
$b
Ann Arbor, Mich. :
$c
ProQuest,
$d
2018
538
$a
Mode of access: World Wide Web
650
4
$a
Electrical engineering.
$3
596380
655
7
$a
Electronic books.
$2
local
$3
554714
690
$a
0544
710
2
$a
ProQuest Information and Learning Co.
$3
1178819
710
2
$a
San Jose State University.
$b
Engineering.
$3
845701
773
0
$t
Masters Abstracts International
$g
56-05(E).
856
4 0
$u
http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=10286939
$z
click for full text (PQDT)
筆 0 讀者評論
多媒體
評論
新增評論
分享你的心得
Export
取書館別
處理中
...
變更密碼[密碼必須為2種組合(英文和數字)及長度為10碼以上]
登入