國立虎尾科技大學 |

Electromigration inside logic cells = modeling, analyzing and mitigating signal electromigration in NanoCMOS /

紀錄類型:	書目-語言資料,印刷品 : Monograph/item
正題名/作者:	Electromigration inside logic cells/ by Gracieli Posser, Sachin S. Sapatnekar, Ricardo Reis.
其他題名:	modeling, analyzing and mitigating signal electromigration in NanoCMOS /
作者:	Posser, Gracieli.
其他作者:	Sapatnekar, Sachin S.
出版者:	Cham :Springer International Publishing : : 2017.,
面頁冊數:	xx, 118 p. :ill., digital ; : 24 cm.;
Contained By:	Springer eBooks
標題:	Logic circuits. -
電子資源:	http://dx.doi.org/10.1007/978-3-319-48899-8
ISBN:	9783319488998

Electromigration inside logic cells = modeling, analyzing and mitigating signal electromigration in NanoCMOS /
Posser, Gracieli.

Electromigration inside logic cellsmodeling, analyzing and mitigating signal electromigration in NanoCMOS /[electronic resource] :by Gracieli Posser, Sachin S. Sapatnekar, Ricardo Reis. - Cham :Springer International Publishing :2017. - xx, 118 p. :ill., digital ;24 cm.

Chapter 1. Introduction -- Chapter 2. State of the Art -- Chapter 3. Modeling Cell-internal EM -- Chapter 4. Current Calculation -- Chapter 5. Experimental Setup -- Chapter 6.Results -- Chapter 7. Analyzing the Electromigration Effects on Different Metal Layers -- Chapter 8. Conclusions.

This book describes new and effective methodologies for modeling, analyzing and mitigating cell-internal signal electromigration in nanoCMOS, with significant circuit lifetime improvements and no impact on performance, area and power. The authors are the first to analyze and propose a solution for the electromigration effects inside logic cells of a circuit. They show in this book that an interconnect inside a cell can fail reducing considerably the circuit lifetime and they demonstrate a methodology to optimize the lifetime of circuits, by placing the output, Vdd and Vss pin of the cells in the less critical regions, where the electromigration effects are reduced. Readers will be enabled to apply this methodology only for the critical cells in the circuit, avoiding impact in the circuit delay, area and performance, thus increasing the lifetime of the circuit without loss in other characteristics.

ISBN: 9783319488998

Standard No.: 10.1007/978-3-319-48899-8doiSubjects--Topical Terms:

598467
Logic circuits.

LC Class. No.: TK7868.L6

Dewey Class. No.: 621.395

Electromigration inside logic cells = modeling, analyzing and mitigating signal electromigration in NanoCMOS /
LDR:02214nam a2200313 a 4500 001 957273
003 DE-He213
005 20170614151222.0
006 m d
007 cr nn 008maaau
008 201118s2017 gw s 0 eng d
020 $a 9783319488998 $q (electronic bk.)
020 $a 9783319488981 $q (paper)
024 7 $a 10.1007/978-3-319-48899-8 $2 doi
035 $a 978-3-319-48899-8
040 $a GP $c GP
041 0 $a eng
050 4 $a TK7868.L6
072 7 $a TJFC $2 bicssc
072 7 $a TEC008010 $2 bisacsh
082 0 4 $a 621.395 $2 23
090 $a TK7868.L6 $b P856 2017
100 1 $a Posser, Gracieli. $3 1248775
245 1 0 $a Electromigration inside logic cells $h [electronic resource] : $b modeling, analyzing and mitigating signal electromigration in NanoCMOS / $c by Gracieli Posser, Sachin S. Sapatnekar, Ricardo Reis.
260 $a Cham : $c 2017. $b Springer International Publishing : $b Imprint: Springer,
300 $a xx, 118 p. : $b ill., digital ; $c 24 cm.
505 0 $a Chapter 1. Introduction -- Chapter 2. State of the Art -- Chapter 3. Modeling Cell-internal EM -- Chapter 4. Current Calculation -- Chapter 5. Experimental Setup -- Chapter 6.Results -- Chapter 7. Analyzing the Electromigration Effects on Different Metal Layers -- Chapter 8. Conclusions.
520 $a This book describes new and effective methodologies for modeling, analyzing and mitigating cell-internal signal electromigration in nanoCMOS, with significant circuit lifetime improvements and no impact on performance, area and power. The authors are the first to analyze and propose a solution for the electromigration effects inside logic cells of a circuit. They show in this book that an interconnect inside a cell can fail reducing considerably the circuit lifetime and they demonstrate a methodology to optimize the lifetime of circuits, by placing the output, Vdd and Vss pin of the cells in the less critical regions, where the electromigration effects are reduced. Readers will be enabled to apply this methodology only for the critical cells in the circuit, avoiding impact in the circuit delay, area and performance, thus increasing the lifetime of the circuit without loss in other characteristics.
650 0 $a Logic circuits. $3 598467
650 0 $a Electrodiffusion. $3 527935
650 1 4 $a Engineering. $3 561152
650 2 4 $a Circuits and Systems. $3 670901
650 2 4 $a Electronic Circuits and Devices. $3 782968
650 2 4 $a Processor Architectures. $3 669787
700 1 $a Sapatnekar, Sachin S. $3 685244
700 1 $a Reis, Ricardo. $3 677079
710 2 $a SpringerLink (Online service) $3 593884
773 0 $t Springer eBooks
856 4 0 $u http://dx.doi.org/10.1007/978-3-319-48899-8
950 $a Engineering (Springer-11647)