國立虎尾科技大學 |

Hardware protection through obfuscation

紀錄類型:	書目-語言資料,印刷品 : Monograph/item
正題名/作者:	Hardware protection through obfuscation/ edited by Domenic Forte, Swarup Bhunia, Mark M. Tehranipoor.
其他作者:	Forte, Domenic.
出版者:	Cham :Springer International Publishing : : 2017.,
面頁冊數:	xii, 349 p. :ill., digital ; : 24 cm.;
Contained By:	Springer eBooks
標題:	Computer security. -
電子資源:	http://dx.doi.org/10.1007/978-3-319-49019-9
ISBN:	9783319490199

Hardware protection through obfuscation
Hardware protection through obfuscation[electronic resource] /edited by Domenic Forte, Swarup Bhunia, Mark M. Tehranipoor. - Cham :Springer International Publishing :2017. - xii, 349 p. :ill., digital ;24 cm.

Part 1: Hardware Obfuscation Preliminaries -- Introduction to Hardware Obfuscation: Motivation, Methods and Evaluation -- VLSI Test and Hardware Security Background for Hardware Obfuscation -- Part 2: Logic-based Hardware Obfuscation -- Logic Encryption -- Gate Camouflaging-based Obfuscation -- Permutation-Based Obfuscation -- Protection of Assets from Scan Chain Vulnerabilities through Obfuscation -- Part 3: Finite State Machine (FSM) Based Hardware Obfuscation -- Active Hardware Metering by Finite State Machine Obfuscation -- State Space Obfuscation and its Application in Hardware Intellectual Property Protection -- Structural Transformation-based Obfuscation -- Part 4: Hardware Obfuscation Based on Emerging Integration Approaches -- Part IV Hardware Obfuscation Based on Emerging Integration Approaches -- Split Manufacturing -- Obfuscated Built-in Self Authentication -- 3D/2.5D IC based Obfuscation -- Part 5: Other Hardware Obfuscation Building Blocks -- Obfuscation and Encryption for Securing Semiconductor Supply Chain.

This book introduces readers to various threats faced during design and fabrication by today's integrated circuits (ICs) and systems. The authors discuss key issues, including illegal manufacturing of ICs or "IC Overproduction," insertion of malicious circuits, referred as "Hardware Trojans", which cause in-field chip/system malfunction, and reverse engineering and piracy of hardware intellectual property (IP) The authors provide a timely discussion of these threats, along with techniques for IC protection based on hardware obfuscation, which makes reverse-engineering an IC design infeasible for adversaries and untrusted parties with any reasonable amount of resources. This exhaustive study includes a review of the hardware obfuscation methods developed at each level of abstraction (RTL, gate, and layout) for conventional IC manufacturing, new forms of obfuscation for emerging integration strategies (split manufacturing, 2.5D ICs, and 3D ICs), and on-chip infrastructure needed for secure exchange of obfuscation keys- arguably the most critical element of hardware obfuscation.

ISBN: 9783319490199

Standard No.: 10.1007/978-3-319-49019-9doiSubjects--Topical Terms:

557122
Computer security.

LC Class. No.: QA76.9.A25

Dewey Class. No.: 005.8

Hardware protection through obfuscation
LDR:03082nam a2200313 a 4500 001 958390
003 DE-He213
005 20170809155030.0
006 m d
007 cr nn 008maaau
008 201118s2017 gw s 0 eng d
020 $a 9783319490199 $q (electronic bk.)
020 $a 9783319490182 $q (paper)
024 7 $a 10.1007/978-3-319-49019-9 $2 doi
035 $a 978-3-319-49019-9
040 $a GP $c GP
041 0 $a eng
050 4 $a QA76.9.A25
072 7 $a TJFC $2 bicssc
072 7 $a TEC008010 $2 bisacsh
082 0 4 $a 005.8 $2 23
090 $a QA76.9.A25 $b H267 2017
245 0 0 $a Hardware protection through obfuscation $h [electronic resource] / $c edited by Domenic Forte, Swarup Bhunia, Mark M. Tehranipoor.
260 $a Cham : $c 2017. $b Springer International Publishing : $b Imprint: Springer,
300 $a xii, 349 p. : $b ill., digital ; $c 24 cm.
505 0 $a Part 1: Hardware Obfuscation Preliminaries -- Introduction to Hardware Obfuscation: Motivation, Methods and Evaluation -- VLSI Test and Hardware Security Background for Hardware Obfuscation -- Part 2: Logic-based Hardware Obfuscation -- Logic Encryption -- Gate Camouflaging-based Obfuscation -- Permutation-Based Obfuscation -- Protection of Assets from Scan Chain Vulnerabilities through Obfuscation -- Part 3: Finite State Machine (FSM) Based Hardware Obfuscation -- Active Hardware Metering by Finite State Machine Obfuscation -- State Space Obfuscation and its Application in Hardware Intellectual Property Protection -- Structural Transformation-based Obfuscation -- Part 4: Hardware Obfuscation Based on Emerging Integration Approaches -- Part IV Hardware Obfuscation Based on Emerging Integration Approaches -- Split Manufacturing -- Obfuscated Built-in Self Authentication -- 3D/2.5D IC based Obfuscation -- Part 5: Other Hardware Obfuscation Building Blocks -- Obfuscation and Encryption for Securing Semiconductor Supply Chain.
520 $a This book introduces readers to various threats faced during design and fabrication by today's integrated circuits (ICs) and systems. The authors discuss key issues, including illegal manufacturing of ICs or "IC Overproduction," insertion of malicious circuits, referred as "Hardware Trojans", which cause in-field chip/system malfunction, and reverse engineering and piracy of hardware intellectual property (IP) The authors provide a timely discussion of these threats, along with techniques for IC protection based on hardware obfuscation, which makes reverse-engineering an IC design infeasible for adversaries and untrusted parties with any reasonable amount of resources. This exhaustive study includes a review of the hardware obfuscation methods developed at each level of abstraction (RTL, gate, and layout) for conventional IC manufacturing, new forms of obfuscation for emerging integration strategies (split manufacturing, 2.5D ICs, and 3D ICs), and on-chip infrastructure needed for secure exchange of obfuscation keys- arguably the most critical element of hardware obfuscation.
650 0 $a Computer security. $3 557122
650 1 4 $a Engineering. $3 561152
650 2 4 $a Circuits and Systems. $3 670901
650 2 4 $a Processor Architectures. $3 669787
650 2 4 $a Electronics and Microelectronics, Instrumentation. $3 670219
650 2 4 $a Data Encryption. $3 669790
700 1 $a Forte, Domenic. $3 1066474
700 1 $a Bhunia, Swarup. $3 782928
700 1 $a Tehranipoor, Mark M. $3 1250525
710 2 $a SpringerLink (Online service) $3 593884
773 0 $t Springer eBooks
856 4 0 $u http://dx.doi.org/10.1007/978-3-319-49019-9
950 $a Engineering (Springer-11647)