語系:
繁體中文
English
說明(常見問題)
登入
回首頁
切換:
標籤
|
MARC模式
|
ISBD
Debug Automation from Pre-Silicon to...
~
Dehbashi, Mehdi.
Debug Automation from Pre-Silicon to Post-Silicon
紀錄類型:
書目-語言資料,印刷品 : Monograph/item
正題名/作者:
Debug Automation from Pre-Silicon to Post-Silicon/ by Mehdi Dehbashi, Görschwin Fey.
作者:
Dehbashi, Mehdi.
其他作者:
Fey, Görschwin.
面頁冊數:
XIV, 171 p. 93 illus., 55 illus. in color.online resource. :
Contained By:
Springer Nature eBook
標題:
Electronic circuits. -
電子資源:
https://doi.org/10.1007/978-3-319-09309-3
ISBN:
9783319093093
Debug Automation from Pre-Silicon to Post-Silicon
Dehbashi, Mehdi.
Debug Automation from Pre-Silicon to Post-Silicon
[electronic resource] /by Mehdi Dehbashi, Görschwin Fey. - 1st ed. 2015. - XIV, 171 p. 93 illus., 55 illus. in color.online resource.
Introduction -- Preliminaries -- Part I Debug of Design Bugs -- Automated Debugging for Logic Bugs -- Automated Debugging from Pre-Silicon to Post-Silicon -- Automated Debugging for Synchronization Bugs -- Part II Debug of Delay Faults -- Analyzing Timing Variations -- Automated Debugging for Timing Variations -- Efficient Automated Speedpath Debugging -- Part III Debug of Transactions -- Online Debug for NoC-Based Multiprocessor SoCs -- Summary and Outlook.
This book describes automated debugging approaches for the bugs and the faults which appear in different abstraction levels of a hardware system. The authors employ a transaction-based debug approach to systems at the transaction-level, asserting the correct relation of transactions. The automated debug approach for design bugs finds the potential fault candidates at RTL and gate-level of a circuit. Debug techniques for logic bugs and synchronization bugs are demonstrated, enabling readers to localize the most difficult bugs. Debug automation for electrical faults (delay faults)finds the potentially failing speedpaths in a circuit at gate-level. The various debug approaches described achieve high diagnosis accuracy and reduce the debugging time, shortening the IC development cycle and increasing the productivity of designers. Describes a unified framework for debug automation used at both pre-silicon and post-silicon stages; Provides approaches for debug automation of a hardware system at different levels of abstraction, i.e., chip, gate-level, RTL and transaction level; Includes techniques for debug automation of design bugs and electrical faults, as well as an infrastructure to debug NoC-based multiprocessor SoCs.
ISBN: 9783319093093
Standard No.: 10.1007/978-3-319-09309-3doiSubjects--Topical Terms:
563332
Electronic circuits.
LC Class. No.: TK7888.4
Dewey Class. No.: 621.3815
Debug Automation from Pre-Silicon to Post-Silicon
LDR
:03043nam a22003975i 4500
001
967194
003
DE-He213
005
20200705003233.0
007
cr nn 008mamaa
008
201211s2015 gw | s |||| 0|eng d
020
$a
9783319093093
$9
978-3-319-09309-3
024
7
$a
10.1007/978-3-319-09309-3
$2
doi
035
$a
978-3-319-09309-3
050
4
$a
TK7888.4
072
7
$a
TJFC
$2
bicssc
072
7
$a
TEC008010
$2
bisacsh
072
7
$a
TJFC
$2
thema
082
0 4
$a
621.3815
$2
23
100
1
$a
Dehbashi, Mehdi.
$4
aut
$4
http://id.loc.gov/vocabulary/relators/aut
$3
1062751
245
1 0
$a
Debug Automation from Pre-Silicon to Post-Silicon
$h
[electronic resource] /
$c
by Mehdi Dehbashi, Görschwin Fey.
250
$a
1st ed. 2015.
264
1
$a
Cham :
$b
Springer International Publishing :
$b
Imprint: Springer,
$c
2015.
300
$a
XIV, 171 p. 93 illus., 55 illus. in color.
$b
online resource.
336
$a
text
$b
txt
$2
rdacontent
337
$a
computer
$b
c
$2
rdamedia
338
$a
online resource
$b
cr
$2
rdacarrier
347
$a
text file
$b
PDF
$2
rda
505
0
$a
Introduction -- Preliminaries -- Part I Debug of Design Bugs -- Automated Debugging for Logic Bugs -- Automated Debugging from Pre-Silicon to Post-Silicon -- Automated Debugging for Synchronization Bugs -- Part II Debug of Delay Faults -- Analyzing Timing Variations -- Automated Debugging for Timing Variations -- Efficient Automated Speedpath Debugging -- Part III Debug of Transactions -- Online Debug for NoC-Based Multiprocessor SoCs -- Summary and Outlook.
520
$a
This book describes automated debugging approaches for the bugs and the faults which appear in different abstraction levels of a hardware system. The authors employ a transaction-based debug approach to systems at the transaction-level, asserting the correct relation of transactions. The automated debug approach for design bugs finds the potential fault candidates at RTL and gate-level of a circuit. Debug techniques for logic bugs and synchronization bugs are demonstrated, enabling readers to localize the most difficult bugs. Debug automation for electrical faults (delay faults)finds the potentially failing speedpaths in a circuit at gate-level. The various debug approaches described achieve high diagnosis accuracy and reduce the debugging time, shortening the IC development cycle and increasing the productivity of designers. Describes a unified framework for debug automation used at both pre-silicon and post-silicon stages; Provides approaches for debug automation of a hardware system at different levels of abstraction, i.e., chip, gate-level, RTL and transaction level; Includes techniques for debug automation of design bugs and electrical faults, as well as an infrastructure to debug NoC-based multiprocessor SoCs.
650
0
$a
Electronic circuits.
$3
563332
650
0
$a
Microprocessors.
$3
632481
650
1 4
$a
Circuits and Systems.
$3
670901
650
2 4
$a
Processor Architectures.
$3
669787
650
2 4
$a
Electronic Circuits and Devices.
$3
782968
700
1
$a
Fey, Görschwin.
$e
author.
$4
aut
$4
http://id.loc.gov/vocabulary/relators/aut
$3
1262834
710
2
$a
SpringerLink (Online service)
$3
593884
773
0
$t
Springer Nature eBook
776
0 8
$i
Printed edition:
$z
9783319093086
776
0 8
$i
Printed edition:
$z
9783319093109
776
0 8
$i
Printed edition:
$z
9783319356105
856
4 0
$u
https://doi.org/10.1007/978-3-319-09309-3
912
$a
ZDB-2-ENG
912
$a
ZDB-2-SXE
950
$a
Engineering (SpringerNature-11647)
950
$a
Engineering (R0) (SpringerNature-43712)
筆 0 讀者評論
多媒體
評論
新增評論
分享你的心得
Export
取書館別
處理中
...
變更密碼[密碼必須為2種組合(英文和數字)及長度為10碼以上]
登入