國立虎尾科技大學 |

Out-of-order Parallel Discrete Event Simulation for Electronic System-level Design

Record Type:	Language materials, printed : Monograph/item
Title/Author:	Out-of-order Parallel Discrete Event Simulation for Electronic System-level Design/ by Weiwei Chen.
Author:	Chen, Weiwei.
Description:	XIX, 145 p. 51 illus., 41 illus. in color.online resource. :
Contained By:	Springer Nature eBook
Subject:	Electronic circuits. -
Online resource:	https://doi.org/10.1007/978-3-319-08753-5
ISBN:	9783319087535

Out-of-order Parallel Discrete Event Simulation for Electronic System-level Design
Chen, Weiwei.

Out-of-order Parallel Discrete Event Simulation for Electronic System-level Design[electronic resource] /by Weiwei Chen. - 1st ed. 2015. - XIX, 145 p. 51 illus., 41 illus. in color.online resource.

Introduction -- The ConcurrenC Model of Computation -- Synchronous Parallel Discrete Event Simulation -- Out-of-order Parallel Discrete Event Simulation -- Optimized Out-of-order Parallel Discrete Event Simulation -- Comparison and Outlook -- Utilizing the Parallel Simulation Infrastructure -- Conclusions.

This book offers readers a set of new approaches and tools a set of tools and techniques for facing challenges in parallelization with design of embedded systems. It provides an advanced parallel simulation infrastructure for efficient and effective system-level model validation and development so as to build better products in less time. Since parallel discrete event simulation (PDES) has the potential to exploit the underlying parallel computational capability in today’s multi-core simulation hosts, the author begins by reviewing the parallelization of discrete event simulation, identifying problems and solutions. She then describes out-of-order parallel discrete event simulation (OoO PDES), a novel approach for efficient validation of system-level designs by aggressively exploiting the parallel capabilities of todays’ multi-core PCs. This approach enables readers to design simulators that can fully exploit the parallel processing capability of the multi-core system to achieve fast speed simulation, without loss of simulation and timing accuracy. Based on this parallel simulation infrastructure, the author further describes automatic approaches that help the designer quickly to narrow down the debugging targets in faulty ESL models with parallelism. • Provides an introduction to electronic system-level (ESL) design, along with background on simulation execution semantics for ESL models; • Discusses discrete event simulation, along with synchronous and out-of-order parallel discrete simulation approaches, including the underlying data structure, the scheduling algorithm, and the predictive static code analysis technique; • Includes guidelines for choosing among different simulation and diagnosis approaches for models with different features; • Presents the model analysis approaches to increase the observability for parallel ESL model development.

ISBN: 9783319087535

Standard No.: 10.1007/978-3-319-08753-5doiSubjects--Topical Terms:

563332
Electronic circuits.

LC Class. No.: TK7888.4

Dewey Class. No.: 621.3815

Out-of-order Parallel Discrete Event Simulation for Electronic System-level Design
LDR:03571nam a22003975i 4500 001 969600
003 DE-He213
005 20200702154705.0
007 cr nn 008mamaa
008 201211s2015 gw | s |||| 0|eng d
020 $a 9783319087535 $9 978-3-319-08753-5
024 7 $a 10.1007/978-3-319-08753-5 $2 doi
035 $a 978-3-319-08753-5
050 4 $a TK7888.4
072 7 $a TJFC $2 bicssc
072 7 $a TEC008010 $2 bisacsh
072 7 $a TJFC $2 thema
082 0 4 $a 621.3815 $2 23
100 1 $a Chen, Weiwei. $4 aut $4 http://id.loc.gov/vocabulary/relators/aut $3 1062288
245 1 0 $a Out-of-order Parallel Discrete Event Simulation for Electronic System-level Design $h [electronic resource] / $c by Weiwei Chen.
250 $a 1st ed. 2015.
264 1 $a Cham : $b Springer International Publishing : $b Imprint: Springer, $c 2015.
300 $a XIX, 145 p. 51 illus., 41 illus. in color. $b online resource.
336 $a text $b txt $2 rdacontent
337 $a computer $b c $2 rdamedia
338 $a online resource $b cr $2 rdacarrier
347 $a text file $b PDF $2 rda
505 0 $a Introduction -- The ConcurrenC Model of Computation -- Synchronous Parallel Discrete Event Simulation -- Out-of-order Parallel Discrete Event Simulation -- Optimized Out-of-order Parallel Discrete Event Simulation -- Comparison and Outlook -- Utilizing the Parallel Simulation Infrastructure -- Conclusions.
520 $a This book offers readers a set of new approaches and tools a set of tools and techniques for facing challenges in parallelization with design of embedded systems. It provides an advanced parallel simulation infrastructure for efficient and effective system-level model validation and development so as to build better products in less time. Since parallel discrete event simulation (PDES) has the potential to exploit the underlying parallel computational capability in today’s multi-core simulation hosts, the author begins by reviewing the parallelization of discrete event simulation, identifying problems and solutions. She then describes out-of-order parallel discrete event simulation (OoO PDES), a novel approach for efficient validation of system-level designs by aggressively exploiting the parallel capabilities of todays’ multi-core PCs. This approach enables readers to design simulators that can fully exploit the parallel processing capability of the multi-core system to achieve fast speed simulation, without loss of simulation and timing accuracy. Based on this parallel simulation infrastructure, the author further describes automatic approaches that help the designer quickly to narrow down the debugging targets in faulty ESL models with parallelism. • Provides an introduction to electronic system-level (ESL) design, along with background on simulation execution semantics for ESL models; • Discusses discrete event simulation, along with synchronous and out-of-order parallel discrete simulation approaches, including the underlying data structure, the scheduling algorithm, and the predictive static code analysis technique; • Includes guidelines for choosing among different simulation and diagnosis approaches for models with different features; • Presents the model analysis approaches to increase the observability for parallel ESL model development.
650 0 $a Electronic circuits. $3 563332
650 0 $a Microprocessors. $3 632481
650 1 4 $a Circuits and Systems. $3 670901
650 2 4 $a Processor Architectures. $3 669787
650 2 4 $a Electronic Circuits and Devices. $3 782968
710 2 $a SpringerLink (Online service) $3 593884
773 0 $t Springer Nature eBook
776 0 8 $i Printed edition: $z 9783319087542
776 0 8 $i Printed edition: $z 9783319087528
776 0 8 $i Printed edition: $z 9783319361079
856 4 0 $u https://doi.org/10.1007/978-3-319-08753-5
912 $a ZDB-2-ENG
912 $a ZDB-2-SXE
950 $a Engineering (SpringerNature-11647)
950 $a Engineering (R0) (SpringerNature-43712)