國立虎尾科技大學 |

Flip-Flop Design in Nanometer CMOS = From High Speed to Low Energy /

Record Type:	Language materials, printed : Monograph/item
Title/Author:	Flip-Flop Design in Nanometer CMOS/ by Massimo Alioto, Elio Consoli, Gaetano Palumbo.
Reminder of title:	From High Speed to Low Energy /
Author:	Alioto, Massimo.
other author:	Consoli, Elio.
Description:	XV, 260 p. 123 illus., 5 illus. in color.online resource. :
Contained By:	Springer Nature eBook
Subject:	Electronic circuits. -
Online resource:	https://doi.org/10.1007/978-3-319-01997-0
ISBN:	9783319019970

Flip-Flop Design in Nanometer CMOS = From High Speed to Low Energy /
Alioto, Massimo.

Flip-Flop Design in Nanometer CMOSFrom High Speed to Low Energy /[electronic resource] :by Massimo Alioto, Elio Consoli, Gaetano Palumbo. - 1st ed. 2015. - XV, 260 p. 123 illus., 5 illus. in color.online resource.

The Logical Effort Method -- Design in the Energy-Delay Space -- Clocked Storage Elements -- Flip-Flop Optimized Design -- Analysis and Comparison in the Energy-Delay-Area Domain -- Energy Efficiency Versus Clock Slope -- Hold Time Issues and Impact of variations on Flip-Flop Topologies -- Ultra-Fast and Energy-Efficient Pulsed Latch Topologies.

This book provides a unified treatment of Flip-Flop design and selection in nanometer CMOS VLSI systems. The design aspects related to the energy-delay tradeoff in Flip-Flops are discussed, including their energy-optimal selection according to the targeted application, and the detailed circuit design in nanometer CMOS VLSI systems. Design strategies are derived in a coherent framework that includes explicitly nanometer effects, including leakage, layout parasitics and process/voltage/temperature variations, as main advances over the existing body of work in the field. The related design tradeoffs are explored in a wide range of applications and the related energy-performance targets. A wide range of existing and recently proposed Flip-Flop topologies are discussed. Theoretical foundations are provided to set the stage for the derivation of design guidelines, and emphasis is given on practical aspects and consequences of the presented results. Analytical models and derivations are introduced when needed to gain an insight into the inter-dependence of design parameters under practical constraints. This book serves as a valuable reference for practicing engineers working in the VLSI design area, and as text book for senior undergraduate, graduate and postgraduate students (already familiar with digital circuits and timing). • Provides a unified treatment of Flip-Flop design and energy/variation-aware selection in nanometer CMOS VLSI systems • Offers in-depth analysis of the impact of nanometer effects on design tradeoffs • Presents a comprehensive analysis, by considering more than 20 topologies covering all relevant classes of circuits • Uses a rigorous framework based on novel methodologies to include layout parasitics within the circuit design loop .

ISBN: 9783319019970

Standard No.: 10.1007/978-3-319-01997-0doiSubjects--Topical Terms:

563332
Electronic circuits.

LC Class. No.: TK7888.4

Dewey Class. No.: 621.3815

Flip-Flop Design in Nanometer CMOS = From High Speed to Low Energy /
LDR:03523nam a22003975i 4500 001 970310
003 DE-He213
005 20200706201650.0
007 cr nn 008mamaa
008 201211s2015 gw | s |||| 0|eng d
020 $a 9783319019970 $9 978-3-319-01997-0
024 7 $a 10.1007/978-3-319-01997-0 $2 doi
035 $a 978-3-319-01997-0
050 4 $a TK7888.4
072 7 $a TJFC $2 bicssc
072 7 $a TEC008010 $2 bisacsh
072 7 $a TJFC $2 thema
082 0 4 $a 621.3815 $2 23
100 1 $a Alioto, Massimo. $4 aut $4 http://id.loc.gov/vocabulary/relators/aut $3 671014
245 1 0 $a Flip-Flop Design in Nanometer CMOS $h [electronic resource] : $b From High Speed to Low Energy / $c by Massimo Alioto, Elio Consoli, Gaetano Palumbo.
250 $a 1st ed. 2015.
264 1 $a Cham : $b Springer International Publishing : $b Imprint: Springer, $c 2015.
300 $a XV, 260 p. 123 illus., 5 illus. in color. $b online resource.
336 $a text $b txt $2 rdacontent
337 $a computer $b c $2 rdamedia
338 $a online resource $b cr $2 rdacarrier
347 $a text file $b PDF $2 rda
505 0 $a The Logical Effort Method -- Design in the Energy-Delay Space -- Clocked Storage Elements -- Flip-Flop Optimized Design -- Analysis and Comparison in the Energy-Delay-Area Domain -- Energy Efficiency Versus Clock Slope -- Hold Time Issues and Impact of variations on Flip-Flop Topologies -- Ultra-Fast and Energy-Efficient Pulsed Latch Topologies.
520 $a This book provides a unified treatment of Flip-Flop design and selection in nanometer CMOS VLSI systems. The design aspects related to the energy-delay tradeoff in Flip-Flops are discussed, including their energy-optimal selection according to the targeted application, and the detailed circuit design in nanometer CMOS VLSI systems. Design strategies are derived in a coherent framework that includes explicitly nanometer effects, including leakage, layout parasitics and process/voltage/temperature variations, as main advances over the existing body of work in the field. The related design tradeoffs are explored in a wide range of applications and the related energy-performance targets. A wide range of existing and recently proposed Flip-Flop topologies are discussed. Theoretical foundations are provided to set the stage for the derivation of design guidelines, and emphasis is given on practical aspects and consequences of the presented results. Analytical models and derivations are introduced when needed to gain an insight into the inter-dependence of design parameters under practical constraints. This book serves as a valuable reference for practicing engineers working in the VLSI design area, and as text book for senior undergraduate, graduate and postgraduate students (already familiar with digital circuits and timing). • Provides a unified treatment of Flip-Flop design and energy/variation-aware selection in nanometer CMOS VLSI systems • Offers in-depth analysis of the impact of nanometer effects on design tradeoffs • Presents a comprehensive analysis, by considering more than 20 topologies covering all relevant classes of circuits • Uses a rigorous framework based on novel methodologies to include layout parasitics within the circuit design loop .
650 0 $a Electronic circuits. $3 563332
650 0 $a Microprocessors. $3 632481
650 0 $a Nanotechnology. $3 557660
650 1 4 $a Circuits and Systems. $3 670901
650 2 4 $a Electronic Circuits and Devices. $3 782968
650 2 4 $a Processor Architectures. $3 669787
650 2 4 $a Nanotechnology and Microengineering. $3 722030
700 1 $a Consoli, Elio. $4 aut $4 http://id.loc.gov/vocabulary/relators/aut $3 1063277
700 1 $a Palumbo, Gaetano. $4 aut $4 http://id.loc.gov/vocabulary/relators/aut $3 671018
710 2 $a SpringerLink (Online service) $3 593884
773 0 $t Springer Nature eBook
776 0 8 $i Printed edition: $z 9783319019987
776 0 8 $i Printed edition: $z 9783319019963
776 0 8 $i Printed edition: $z 9783319345925
856 4 0 $u https://doi.org/10.1007/978-3-319-01997-0
912 $a ZDB-2-ENG
912 $a ZDB-2-SXE
950 $a Engineering (SpringerNature-11647)
950 $a Engineering (R0) (SpringerNature-43712)