國立虎尾科技大學 |

Instruction Level Parallelism

紀錄類型:	書目-語言資料,印刷品 : Monograph/item
正題名/作者:	Instruction Level Parallelism/ by Alex Aiken, Utpal Banerjee, Arun Kejariwal, Alexandru Nicolau.
作者:	Aiken, Alex.
其他作者:	Banerjee, Utpal.
面頁冊數:	XXI, 255 p. 78 illus., 30 illus. in color.online resource. :
Contained By:	Springer Nature eBook
標題:	Microprocessors. -
電子資源:	https://doi.org/10.1007/978-1-4899-7797-7
ISBN:	9781489977977

Instruction Level Parallelism
Aiken, Alex.

Instruction Level Parallelism[electronic resource] /by Alex Aiken, Utpal Banerjee, Arun Kejariwal, Alexandru Nicolau. - 1st ed. 2016. - XXI, 255 p. 78 illus., 30 illus. in color.online resource.

Introduction -- Overview of ILP Architectures -- Scheduling Basic Blocks -- Trace Scheduling -- Percolation Scheduling -- Modulo Scheduling -- Software Pipelining by Kernal Recognition -- Epilogue.

Since its introduction decades ago, Instruction Level Parallelism (ILP) has gradually become ubiquitous and is now featured in virtually every processor built today, from general purpose CPUs to application-specific and embedded processors. Because these architectures could not exist or (in the case of superscalar machines) cannot achieve their full potential without specific sophisticated compilation techniques to exploit ILP, the development of architectures that support ILP has proceeded hand-in-hand with the development of sophisticated compiler technology, such as Trace Scheduling and Software Pipelining. While essential for achieving the full potential of ILP, in both performance as well as power consumption management, these techniques are still not widely known, in part because of their intricacy and in part because the only widely available references for ILP techniques are the primary resources, with the brevity of introduction common to conference proceedings. This book precisely formulates, and simplifies the presentation of Instruction Level Parallelism (ILP) compilation techniques. It uniquely offers consistent and uniform descriptions of the code transformations involved. Due to the ubiquitous nature of ILP in virtually every processor built today, from general purpose CPUs to application-specific and embedded processors, this book is useful to the student, the practitioner and also the researcher of advanced compilation techniques. With an emphasis on fine-grain instruction level parallelism, this book will also prove interesting to researchers and students of parallelism at large, in as much as the techniques described yield insights that go beyond superscalar and VLIW (Very Long Instruction Word) machines compilation and are more widely applicable to optimizing compilers in general. ILP techniques have found wide and crucial application in Design Automation, where they have been used extensively in the optimization of performance as well as area and power minimization of computer designs.

ISBN: 9781489977977

Standard No.: 10.1007/978-1-4899-7797-7doiSubjects--Topical Terms:

632481
Microprocessors.

LC Class. No.: TK7895.M5

Dewey Class. No.: 004.1

Instruction Level Parallelism
LDR:03588nam a22003975i 4500 001 972077
003 DE-He213
005 20200629153316.0
007 cr nn 008mamaa
008 201211s2016 xxu| s |||| 0|eng d
020 $a 9781489977977 $9 978-1-4899-7797-7
024 7 $a 10.1007/978-1-4899-7797-7 $2 doi
035 $a 978-1-4899-7797-7
050 4 $a TK7895.M5
072 7 $a UYF $2 bicssc
072 7 $a COM011000 $2 bisacsh
072 7 $a UYF $2 thema
082 0 4 $a 004.1 $2 23
100 1 $a Aiken, Alex. $4 aut $4 http://id.loc.gov/vocabulary/relators/aut $3 1115355
245 1 0 $a Instruction Level Parallelism $h [electronic resource] / $c by Alex Aiken, Utpal Banerjee, Arun Kejariwal, Alexandru Nicolau.
250 $a 1st ed. 2016.
264 1 $a New York, NY : $b Springer US : $b Imprint: Springer, $c 2016.
300 $a XXI, 255 p. 78 illus., 30 illus. in color. $b online resource.
336 $a text $b txt $2 rdacontent
337 $a computer $b c $2 rdamedia
338 $a online resource $b cr $2 rdacarrier
347 $a text file $b PDF $2 rda
505 0 $a Introduction -- Overview of ILP Architectures -- Scheduling Basic Blocks -- Trace Scheduling -- Percolation Scheduling -- Modulo Scheduling -- Software Pipelining by Kernal Recognition -- Epilogue.
520 $a Since its introduction decades ago, Instruction Level Parallelism (ILP) has gradually become ubiquitous and is now featured in virtually every processor built today, from general purpose CPUs to application-specific and embedded processors. Because these architectures could not exist or (in the case of superscalar machines) cannot achieve their full potential without specific sophisticated compilation techniques to exploit ILP, the development of architectures that support ILP has proceeded hand-in-hand with the development of sophisticated compiler technology, such as Trace Scheduling and Software Pipelining. While essential for achieving the full potential of ILP, in both performance as well as power consumption management, these techniques are still not widely known, in part because of their intricacy and in part because the only widely available references for ILP techniques are the primary resources, with the brevity of introduction common to conference proceedings. This book precisely formulates, and simplifies the presentation of Instruction Level Parallelism (ILP) compilation techniques. It uniquely offers consistent and uniform descriptions of the code transformations involved. Due to the ubiquitous nature of ILP in virtually every processor built today, from general purpose CPUs to application-specific and embedded processors, this book is useful to the student, the practitioner and also the researcher of advanced compilation techniques. With an emphasis on fine-grain instruction level parallelism, this book will also prove interesting to researchers and students of parallelism at large, in as much as the techniques described yield insights that go beyond superscalar and VLIW (Very Long Instruction Word) machines compilation and are more widely applicable to optimizing compilers in general. ILP techniques have found wide and crucial application in Design Automation, where they have been used extensively in the optimization of performance as well as area and power minimization of computer designs.
650 0 $a Microprocessors. $3 632481
650 0 $a Electrical engineering. $3 596380
650 0 $a Programming languages (Electronic computers). $3 1127615
650 0 $a Computer software—Reusability. $3 1254984
650 1 4 $a Processor Architectures. $3 669787
650 2 4 $a Communications Engineering, Networks. $3 669809
650 2 4 $a Programming Languages, Compilers, Interpreters. $3 669782
650 2 4 $a Performance and Reliability. $3 669802
700 1 $a Banerjee, Utpal. $e author. $4 aut $4 http://id.loc.gov/vocabulary/relators/aut $3 1267256
700 1 $a Kejariwal, Arun. $e author. $4 aut $4 http://id.loc.gov/vocabulary/relators/aut $3 1267257
700 1 $a Nicolau, Alexandru. $e author. $4 aut $4 http://id.loc.gov/vocabulary/relators/aut $3 1267258
710 2 $a SpringerLink (Online service) $3 593884
773 0 $t Springer Nature eBook
776 0 8 $i Printed edition: $z 9781489977953
776 0 8 $i Printed edition: $z 9781489977960
776 0 8 $i Printed edition: $z 9781493979592
856 4 0 $u https://doi.org/10.1007/978-1-4899-7797-7
912 $a ZDB-2-SCS
912 $a ZDB-2-SXCS
950 $a Computer Science (SpringerNature-11645)
950 $a Computer Science (R0) (SpringerNature-43710)