語系:
繁體中文
English
說明(常見問題)
登入
回首頁
切換:
標籤
|
MARC模式
|
ISBD
High Performance Integer Arithmetic ...
~
Palchaudhuri, Ayan.
High Performance Integer Arithmetic Circuit Design on FPGA = Architecture, Implementation and Design Automation /
紀錄類型:
書目-語言資料,印刷品 : Monograph/item
正題名/作者:
High Performance Integer Arithmetic Circuit Design on FPGA/ by Ayan Palchaudhuri, Rajat Subhra Chakraborty.
其他題名:
Architecture, Implementation and Design Automation /
作者:
Palchaudhuri, Ayan.
其他作者:
Chakraborty, Rajat Subhra.
面頁冊數:
XVII, 114 p. 56 illus.online resource. :
Contained By:
Springer Nature eBook
標題:
Electronic circuits. -
電子資源:
https://doi.org/10.1007/978-81-322-2520-1
ISBN:
9788132225201
High Performance Integer Arithmetic Circuit Design on FPGA = Architecture, Implementation and Design Automation /
Palchaudhuri, Ayan.
High Performance Integer Arithmetic Circuit Design on FPGA
Architecture, Implementation and Design Automation /[electronic resource] :by Ayan Palchaudhuri, Rajat Subhra Chakraborty. - 1st ed. 2016. - XVII, 114 p. 56 illus.online resource. - Springer Series in Advanced Microelectronics,511437-0387 ;. - Springer Series in Advanced Microelectronics,49.
Introduction -- Architecture of Target FPGA Platform -- A Fabric Component based Design Approach for High Performance Integer Arithmetic Circuits -- Architecture of Data path Circuits -- Architecture of Control path Circuits -- Compact FPGA Implementation of Linear Cellular Automata -- Design Automation and Case Studies -- Conclusions and Future Work.
This book describes the optimized implementations of several arithmetic datapath, controlpath and pseudorandom sequence generator circuits for realization of high performance arithmetic circuits targeted towards a specific family of the high-end Field Programmable Gate Arrays (FPGAs). It explores regular, modular, cascadable, and bit-sliced architectures of these circuits, by directly instantiating the target FPGA-specific primitives in the HDL. Every proposed architecture is justified with detailed mathematical analyses. Simultaneously, constrained placement of the circuit building blocks is performed, by placing the logically related hardware primitives in close proximity to one another by supplying relevant placement constraints in the Xilinx proprietary “User Constraints File”. The book covers the implementation of a GUI-based CAD tool named FlexiCore integrated with the Xilinx Integrated Software Environment (ISE) for design automation of platform-specific high-performance arithmetic circuits from user-level specifications. This tool has been used to implement the proposed circuits, as well as hardware implementations of integer arithmetic algorithms where several of the proposed circuits are used as building blocks. Implementation results demonstrate higher performance and superior operand-width scalability for the proposed circuits, with respect to implementations derived through other existing approaches. This book will prove useful to researchers, students, and professionals engaged in the domain of FPGA circuit optimization and implementation.
ISBN: 9788132225201
Standard No.: 10.1007/978-81-322-2520-1doiSubjects--Topical Terms:
563332
Electronic circuits.
LC Class. No.: TK7888.4
Dewey Class. No.: 621.3815
High Performance Integer Arithmetic Circuit Design on FPGA = Architecture, Implementation and Design Automation /
LDR
:03403nam a22004095i 4500
001
974251
003
DE-He213
005
20200703132615.0
007
cr nn 008mamaa
008
201211s2016 ii | s |||| 0|eng d
020
$a
9788132225201
$9
978-81-322-2520-1
024
7
$a
10.1007/978-81-322-2520-1
$2
doi
035
$a
978-81-322-2520-1
050
4
$a
TK7888.4
072
7
$a
TJFC
$2
bicssc
072
7
$a
TEC008010
$2
bisacsh
072
7
$a
TJFC
$2
thema
082
0 4
$a
621.3815
$2
23
100
1
$a
Palchaudhuri, Ayan.
$4
aut
$4
http://id.loc.gov/vocabulary/relators/aut
$3
1101664
245
1 0
$a
High Performance Integer Arithmetic Circuit Design on FPGA
$h
[electronic resource] :
$b
Architecture, Implementation and Design Automation /
$c
by Ayan Palchaudhuri, Rajat Subhra Chakraborty.
250
$a
1st ed. 2016.
264
1
$a
New Delhi :
$b
Springer India :
$b
Imprint: Springer,
$c
2016.
300
$a
XVII, 114 p. 56 illus.
$b
online resource.
336
$a
text
$b
txt
$2
rdacontent
337
$a
computer
$b
c
$2
rdamedia
338
$a
online resource
$b
cr
$2
rdacarrier
347
$a
text file
$b
PDF
$2
rda
490
1
$a
Springer Series in Advanced Microelectronics,
$x
1437-0387 ;
$v
51
505
0
$a
Introduction -- Architecture of Target FPGA Platform -- A Fabric Component based Design Approach for High Performance Integer Arithmetic Circuits -- Architecture of Data path Circuits -- Architecture of Control path Circuits -- Compact FPGA Implementation of Linear Cellular Automata -- Design Automation and Case Studies -- Conclusions and Future Work.
520
$a
This book describes the optimized implementations of several arithmetic datapath, controlpath and pseudorandom sequence generator circuits for realization of high performance arithmetic circuits targeted towards a specific family of the high-end Field Programmable Gate Arrays (FPGAs). It explores regular, modular, cascadable, and bit-sliced architectures of these circuits, by directly instantiating the target FPGA-specific primitives in the HDL. Every proposed architecture is justified with detailed mathematical analyses. Simultaneously, constrained placement of the circuit building blocks is performed, by placing the logically related hardware primitives in close proximity to one another by supplying relevant placement constraints in the Xilinx proprietary “User Constraints File”. The book covers the implementation of a GUI-based CAD tool named FlexiCore integrated with the Xilinx Integrated Software Environment (ISE) for design automation of platform-specific high-performance arithmetic circuits from user-level specifications. This tool has been used to implement the proposed circuits, as well as hardware implementations of integer arithmetic algorithms where several of the proposed circuits are used as building blocks. Implementation results demonstrate higher performance and superior operand-width scalability for the proposed circuits, with respect to implementations derived through other existing approaches. This book will prove useful to researchers, students, and professionals engaged in the domain of FPGA circuit optimization and implementation.
650
0
$a
Electronic circuits.
$3
563332
650
0
$a
Electronics.
$3
596389
650
0
$a
Microelectronics.
$3
554956
650
0
$a
Logic design.
$3
561473
650
1 4
$a
Circuits and Systems.
$3
670901
650
2 4
$a
Electronics and Microelectronics, Instrumentation.
$3
670219
650
2 4
$a
Logic Design.
$3
670915
700
1
$a
Chakraborty, Rajat Subhra.
$4
aut
$4
http://id.loc.gov/vocabulary/relators/aut
$3
974990
710
2
$a
SpringerLink (Online service)
$3
593884
773
0
$t
Springer Nature eBook
776
0 8
$i
Printed edition:
$z
9788132225218
776
0 8
$i
Printed edition:
$z
9788132225195
776
0 8
$i
Printed edition:
$z
9788132234357
830
0
$a
Springer Series in Advanced Microelectronics,
$x
1437-0387 ;
$v
49
$3
1262386
856
4 0
$u
https://doi.org/10.1007/978-81-322-2520-1
912
$a
ZDB-2-ENG
912
$a
ZDB-2-SXE
950
$a
Engineering (SpringerNature-11647)
950
$a
Engineering (R0) (SpringerNature-43712)
筆 0 讀者評論
多媒體
評論
新增評論
分享你的心得
Export
取書館別
處理中
...
變更密碼[密碼必須為2種組合(英文和數字)及長度為10碼以上]
登入