國立虎尾科技大學 |

Memory Controllers for Mixed-Time-Criticality Systems = Architectures, Methodologies and Trade-offs /

Record Type:	Language materials, printed : Monograph/item
Title/Author:	Memory Controllers for Mixed-Time-Criticality Systems/ by Sven Goossens, Karthik Chandrasekar, Benny Akesson, Kees Goossens.
Reminder of title:	Architectures, Methodologies and Trade-offs /
Author:	Goossens, Sven.
other author:	Chandrasekar, Karthik.
Description:	XXVII, 202 p. 78 illus. in color.online resource. :
Contained By:	Springer Nature eBook
Subject:	Electronic circuits. -
Online resource:	https://doi.org/10.1007/978-3-319-32094-6
ISBN:	9783319320946

Memory Controllers for Mixed-Time-Criticality Systems = Architectures, Methodologies and Trade-offs /
Goossens, Sven.

Memory Controllers for Mixed-Time-Criticality SystemsArchitectures, Methodologies and Trade-offs /[electronic resource] :by Sven Goossens, Karthik Chandrasekar, Benny Akesson, Kees Goossens. - 1st ed. 2016. - XXVII, 202 p. 78 illus. in color.online resource. - Embedded Systems,2193-0155. - Embedded Systems,.

Introduction -- Reconfigurable Real-Time Memory Controller Architecture -- Memory Patterns -- Cycle-Accurate SDRAM Power Modeling -- Power/Performance Trade-Offs -- Conservative Open-Page Policy -- Reconfiguration -- Related Work -- Conclusions and Future Work -- Appendix A: ILP Problem Formation -- Appendix B: Memory Specifications -- Appendix C: Code Listings -- Appendix D: List of Acronyms -- Appendix E: List of Symbols.

This book discusses the design and performance analysis of SDRAM controllers that cater to both real-time and best-effort applications, i.e. mixed-time-criticality memory controllers. The authors describe the state of the art, and then focus on an architecture template for reconfigurable memory controllers that addresses effectively the quickly evolving set of SDRAM standards, in terms of worst-case timing and power analysis, as well as implementation. A prototype implementation of the controller in SystemC and synthesizable VHDL for an FPGA development board are used as a proof of concept of the architecture template.

ISBN: 9783319320946

Standard No.: 10.1007/978-3-319-32094-6doiSubjects--Topical Terms:

563332
Electronic circuits.

LC Class. No.: TK7888.4

Dewey Class. No.: 621.3815

Memory Controllers for Mixed-Time-Criticality Systems = Architectures, Methodologies and Trade-offs /
LDR:02521nam a22004095i 4500 001 975596
003 DE-He213
005 20200629174348.0
007 cr nn 008mamaa
008 201211s2016 gw | s |||| 0|eng d
020 $a 9783319320946 $9 978-3-319-32094-6
024 7 $a 10.1007/978-3-319-32094-6 $2 doi
035 $a 978-3-319-32094-6
050 4 $a TK7888.4
072 7 $a TJFC $2 bicssc
072 7 $a TEC008010 $2 bisacsh
072 7 $a TJFC $2 thema
082 0 4 $a 621.3815 $2 23
100 1 $a Goossens, Sven. $4 aut $4 http://id.loc.gov/vocabulary/relators/aut $3 1107896
245 1 0 $a Memory Controllers for Mixed-Time-Criticality Systems $h [electronic resource] : $b Architectures, Methodologies and Trade-offs / $c by Sven Goossens, Karthik Chandrasekar, Benny Akesson, Kees Goossens.
250 $a 1st ed. 2016.
264 1 $a Cham : $b Springer International Publishing : $b Imprint: Springer, $c 2016.
300 $a XXVII, 202 p. 78 illus. in color. $b online resource.
336 $a text $b txt $2 rdacontent
337 $a computer $b c $2 rdamedia
338 $a online resource $b cr $2 rdacarrier
347 $a text file $b PDF $2 rda
490 1 $a Embedded Systems, $x 2193-0155
505 0 $a Introduction -- Reconfigurable Real-Time Memory Controller Architecture -- Memory Patterns -- Cycle-Accurate SDRAM Power Modeling -- Power/Performance Trade-Offs -- Conservative Open-Page Policy -- Reconfiguration -- Related Work -- Conclusions and Future Work -- Appendix A: ILP Problem Formation -- Appendix B: Memory Specifications -- Appendix C: Code Listings -- Appendix D: List of Acronyms -- Appendix E: List of Symbols.
520 $a This book discusses the design and performance analysis of SDRAM controllers that cater to both real-time and best-effort applications, i.e. mixed-time-criticality memory controllers. The authors describe the state of the art, and then focus on an architecture template for reconfigurable memory controllers that addresses effectively the quickly evolving set of SDRAM standards, in terms of worst-case timing and power analysis, as well as implementation. A prototype implementation of the controller in SystemC and synthesizable VHDL for an FPGA development board are used as a proof of concept of the architecture template.
650 0 $a Electronic circuits. $3 563332
650 0 $a Microprocessors. $3 632481
650 0 $a Electronics. $3 596389
650 0 $a Microelectronics. $3 554956
650 1 4 $a Circuits and Systems. $3 670901
650 2 4 $a Processor Architectures. $3 669787
650 2 4 $a Electronics and Microelectronics, Instrumentation. $3 670219
700 1 $a Chandrasekar, Karthik. $e author. $4 aut $4 http://id.loc.gov/vocabulary/relators/aut $3 1270076
700 1 $a Akesson, Benny. $4 aut $4 http://id.loc.gov/vocabulary/relators/aut $3 816022
700 1 $a Goossens, Kees. $4 aut $4 http://id.loc.gov/vocabulary/relators/aut $3 782350
710 2 $a SpringerLink (Online service) $3 593884
773 0 $t Springer Nature eBook
776 0 8 $i Printed edition: $z 9783319320939
776 0 8 $i Printed edition: $z 9783319320953
776 0 8 $i Printed edition: $z 9783319811963
830 0 $a Embedded Systems, $x 2193-0155 $3 1263133
856 4 0 $u https://doi.org/10.1007/978-3-319-32094-6
912 $a ZDB-2-ENG
912 $a ZDB-2-SXE
950 $a Engineering (SpringerNature-11647)
950 $a Engineering (R0) (SpringerNature-43712)