國立虎尾科技大學 |

Fault Tolerant Architectures for Cryptography and Hardware Security

紀錄類型:	書目-語言資料,印刷品 : Monograph/item
正題名/作者:	Fault Tolerant Architectures for Cryptography and Hardware Security/ edited by SIKHAR PATRANABIS, Debdeep Mukhopadhyay.
其他作者:	PATRANABIS, SIKHAR.
面頁冊數:	XII, 240 p. 75 illus., 39 illus. in color.online resource. :
Contained By:	Springer Nature eBook
標題:	Electronic circuits. -
電子資源:	https://doi.org/10.1007/978-981-10-1387-4
ISBN:	9789811013874

Fault Tolerant Architectures for Cryptography and Hardware Security
Fault Tolerant Architectures for Cryptography and Hardware Security[electronic resource] /edited by SIKHAR PATRANABIS, Debdeep Mukhopadhyay. - 1st ed. 2018. - XII, 240 p. 75 illus., 39 illus. in color.online resource. - Computer Architecture and Design Methodologies,2367-3478. - Computer Architecture and Design Methodologies,.

Introduction to Fault Analysis -- Classical Fault Analysis -- Recent Trends and Advances in Fault Analysis -- Automation of Fault Analysis -- Countermeasures and Fault Tolerant Architectures -- Practical Perspectives of Fault Tolerant Design.

This book uses motivating examples and real-life attack scenarios to introduce readers to the general concept of fault attacks in cryptography. It offers insights into how the fault tolerance theories developed in the book can actually be implemented, with a particular focus on a wide spectrum of fault models and practical fault injection techniques, ranging from simple, low-cost techniques to high-end equipment-based methods. It then individually examines fault attack vulnerabilities in symmetric, asymmetric and authenticated encryption systems. This is followed by extensive coverage of countermeasure techniques and fault tolerant architectures that attempt to thwart such vulnerabilities. Lastly, it presents a case study of a comprehensive FPGA-based fault tolerant architecture for AES-128, which brings together of a number of the fault tolerance techniques presented. It concludes with a discussion on how fault tolerance can be combined with side channel security to achieve protection against implementation-based attacks. The text is supported by illustrative diagrams, algorithms, tables and diagrams presenting real-world experimental results.

ISBN: 9789811013874

Standard No.: 10.1007/978-981-10-1387-4doiSubjects--Topical Terms:

563332
Electronic circuits.

LC Class. No.: TK7888.4

Dewey Class. No.: 621.3815

Fault Tolerant Architectures for Cryptography and Hardware Security
LDR:02849nam a22004095i 4500 001 992835
003 DE-He213
005 20200701004334.0
007 cr nn 008mamaa
008 201225s2018 si | s |||| 0|eng d
020 $a 9789811013874 $9 978-981-10-1387-4
024 7 $a 10.1007/978-981-10-1387-4 $2 doi
035 $a 978-981-10-1387-4
050 4 $a TK7888.4
072 7 $a TJFC $2 bicssc
072 7 $a TEC008010 $2 bisacsh
072 7 $a TJFC $2 thema
082 0 4 $a 621.3815 $2 23
245 1 0 $a Fault Tolerant Architectures for Cryptography and Hardware Security $h [electronic resource] / $c edited by SIKHAR PATRANABIS, Debdeep Mukhopadhyay.
250 $a 1st ed. 2018.
264 1 $a Singapore : $b Springer Singapore : $b Imprint: Springer, $c 2018.
300 $a XII, 240 p. 75 illus., 39 illus. in color. $b online resource.
336 $a text $b txt $2 rdacontent
337 $a computer $b c $2 rdamedia
338 $a online resource $b cr $2 rdacarrier
347 $a text file $b PDF $2 rda
490 1 $a Computer Architecture and Design Methodologies, $x 2367-3478
505 0 $a Introduction to Fault Analysis -- Classical Fault Analysis -- Recent Trends and Advances in Fault Analysis -- Automation of Fault Analysis -- Countermeasures and Fault Tolerant Architectures -- Practical Perspectives of Fault Tolerant Design.
520 $a This book uses motivating examples and real-life attack scenarios to introduce readers to the general concept of fault attacks in cryptography. It offers insights into how the fault tolerance theories developed in the book can actually be implemented, with a particular focus on a wide spectrum of fault models and practical fault injection techniques, ranging from simple, low-cost techniques to high-end equipment-based methods. It then individually examines fault attack vulnerabilities in symmetric, asymmetric and authenticated encryption systems. This is followed by extensive coverage of countermeasure techniques and fault tolerant architectures that attempt to thwart such vulnerabilities. Lastly, it presents a case study of a comprehensive FPGA-based fault tolerant architecture for AES-128, which brings together of a number of the fault tolerance techniques presented. It concludes with a discussion on how fault tolerance can be combined with side channel security to achieve protection against implementation-based attacks. The text is supported by illustrative diagrams, algorithms, tables and diagrams presenting real-world experimental results.
650 0 $a Electronic circuits. $3 563332
650 0 $a Data encryption (Computer science). $3 1051084
650 0 $a System safety. $3 639363
650 1 4 $a Circuits and Systems. $3 670901
650 2 4 $a Cryptology. $3 1211076
650 2 4 $a Security Science and Technology. $3 783419
700 1 $a PATRANABIS, SIKHAR. $e editor. $4 edt $4 http://id.loc.gov/vocabulary/relators/edt $3 1284484
700 1 $a Mukhopadhyay, Debdeep. $4 edt $4 http://id.loc.gov/vocabulary/relators/edt $3 815675
710 2 $a SpringerLink (Online service) $3 593884
773 0 $t Springer Nature eBook
776 0 8 $i Printed edition: $z 9789811013867
776 0 8 $i Printed edition: $z 9789811013881
776 0 8 $i Printed edition: $z 9789811338199
830 0 $a Computer Architecture and Design Methodologies, $x 2367-3478 $3 1269988
856 4 0 $u https://doi.org/10.1007/978-981-10-1387-4
912 $a ZDB-2-ENG
912 $a ZDB-2-SXE
950 $a Engineering (SpringerNature-11647)
950 $a Engineering (R0) (SpringerNature-43712)