國立虎尾科技大學 |

Energy Efficient High Performance Processors = Recent Approaches for Designing Green High Performance Computing /

紀錄類型:	書目-語言資料,印刷品 : Monograph/item
正題名/作者:	Energy Efficient High Performance Processors/ by Jawad Haj-Yahya, Avi Mendelson, Yosi Ben Asher, Anupam Chattopadhyay.
其他題名:	Recent Approaches for Designing Green High Performance Computing /
作者:	Haj-Yahya, Jawad.
其他作者:	Mendelson, Avi.
面頁冊數:	XIV, 165 p. 73 illus., 68 illus. in color.online resource. :
Contained By:	Springer Nature eBook
標題:	Electronic circuits. -
電子資源:	https://doi.org/10.1007/978-981-10-8554-3
ISBN:	9789811085543

Energy Efficient High Performance Processors = Recent Approaches for Designing Green High Performance Computing /
Haj-Yahya, Jawad.

Energy Efficient High Performance ProcessorsRecent Approaches for Designing Green High Performance Computing /[electronic resource] :by Jawad Haj-Yahya, Avi Mendelson, Yosi Ben Asher, Anupam Chattopadhyay. - 1st ed. 2018. - XIV, 165 p. 73 illus., 68 illus. in color.online resource. - Computer Architecture and Design Methodologies,2367-3478. - Computer Architecture and Design Methodologies,.

Introduction -- Background -- DOEE: Dynamic Optimization framework for better Energy Efficiency -- Fine-grain Power Breakdown of Modern Out-Of-Order Cores and its implications on Skylake based systems -- Compiler-Directed Power Management for Superscalars -- SEEM: Symbolic Execution for Energy Modeling -- Related Works -- Conclusions and Future Work.

This book explores energy efficiency techniques for high-performance computing (HPC) systems using power-management methods. Adopting a step-by-step approach, it describes power-management flows, algorithms and mechanism that are employed in modern processors such as Intel Sandy Bridge, Haswell, Skylake and other architectures (e.g. ARM). Further, it includes practical examples and recent studies demonstrating how modem processors dynamically manage wide power ranges, from a few milliwatts in the lowest idle power state, to tens of watts in turbo state. Moreover, the book explains how thermal and power deliveries are managed in the context this huge power range. The book also discusses the different metrics for energy efficiency, presents several methods and applications of the power and energy estimation, and shows how by using innovative power estimation methods and new algorithms modern processors are able to optimize metrics such as power, energy, and performance. Different power estimation tools are presented, including tools that break down the power consumption of modern processors at sub-processor core/thread granularity. The book also investigates software, firmware and hardware coordination methods of reducing power consumption, for example a compiler-assisted power management method to overcome power excursions. Lastly, it examines firmware algorithms for dynamic cache resizing and dynamic voltage and frequency scaling (DVFS) for memory sub-systems.

ISBN: 9789811085543

Standard No.: 10.1007/978-981-10-8554-3doiSubjects--Topical Terms:

563332
Electronic circuits.

LC Class. No.: TK7888.4

Dewey Class. No.: 621.3815

Energy Efficient High Performance Processors = Recent Approaches for Designing Green High Performance Computing /
LDR:03348nam a22004095i 4500 001 995504
003 DE-He213
005 20200706093251.0
007 cr nn 008mamaa
008 201225s2018 si | s |||| 0|eng d
020 $a 9789811085543 $9 978-981-10-8554-3
024 7 $a 10.1007/978-981-10-8554-3 $2 doi
035 $a 978-981-10-8554-3
050 4 $a TK7888.4
072 7 $a TJFC $2 bicssc
072 7 $a TEC008010 $2 bisacsh
072 7 $a TJFC $2 thema
082 0 4 $a 621.3815 $2 23
100 1 $a Haj-Yahya, Jawad. $4 aut $4 http://id.loc.gov/vocabulary/relators/aut $3 1202446
245 1 0 $a Energy Efficient High Performance Processors $h [electronic resource] : $b Recent Approaches for Designing Green High Performance Computing / $c by Jawad Haj-Yahya, Avi Mendelson, Yosi Ben Asher, Anupam Chattopadhyay.
250 $a 1st ed. 2018.
264 1 $a Singapore : $b Springer Singapore : $b Imprint: Springer, $c 2018.
300 $a XIV, 165 p. 73 illus., 68 illus. in color. $b online resource.
336 $a text $b txt $2 rdacontent
337 $a computer $b c $2 rdamedia
338 $a online resource $b cr $2 rdacarrier
347 $a text file $b PDF $2 rda
490 1 $a Computer Architecture and Design Methodologies, $x 2367-3478
505 0 $a Introduction -- Background -- DOEE: Dynamic Optimization framework for better Energy Efficiency -- Fine-grain Power Breakdown of Modern Out-Of-Order Cores and its implications on Skylake based systems -- Compiler-Directed Power Management for Superscalars -- SEEM: Symbolic Execution for Energy Modeling -- Related Works -- Conclusions and Future Work.
520 $a This book explores energy efficiency techniques for high-performance computing (HPC) systems using power-management methods. Adopting a step-by-step approach, it describes power-management flows, algorithms and mechanism that are employed in modern processors such as Intel Sandy Bridge, Haswell, Skylake and other architectures (e.g. ARM). Further, it includes practical examples and recent studies demonstrating how modem processors dynamically manage wide power ranges, from a few milliwatts in the lowest idle power state, to tens of watts in turbo state. Moreover, the book explains how thermal and power deliveries are managed in the context this huge power range. The book also discusses the different metrics for energy efficiency, presents several methods and applications of the power and energy estimation, and shows how by using innovative power estimation methods and new algorithms modern processors are able to optimize metrics such as power, energy, and performance. Different power estimation tools are presented, including tools that break down the power consumption of modern processors at sub-processor core/thread granularity. The book also investigates software, firmware and hardware coordination methods of reducing power consumption, for example a compiler-assisted power management method to overcome power excursions. Lastly, it examines firmware algorithms for dynamic cache resizing and dynamic voltage and frequency scaling (DVFS) for memory sub-systems.
650 0 $a Electronic circuits. $3 563332
650 0 $a Microprocessors. $3 632481
650 1 4 $a Circuits and Systems. $3 670901
650 2 4 $a Processor Architectures. $3 669787
650 2 4 $a Electronic Circuits and Devices. $3 782968
700 1 $a Mendelson, Avi. $e author. $4 aut $4 http://id.loc.gov/vocabulary/relators/aut $3 1286494
700 1 $a Ben Asher, Yosi. $e author. $4 aut $4 http://id.loc.gov/vocabulary/relators/aut $3 1286495
700 1 $a Chattopadhyay, Anupam. $4 aut $4 http://id.loc.gov/vocabulary/relators/aut $3 896534
710 2 $a SpringerLink (Online service) $3 593884
773 0 $t Springer Nature eBook
776 0 8 $i Printed edition: $z 9789811085536
776 0 8 $i Printed edition: $z 9789811085550
776 0 8 $i Printed edition: $z 9789811341847
830 0 $a Computer Architecture and Design Methodologies, $x 2367-3478 $3 1269988
856 4 0 $u https://doi.org/10.1007/978-981-10-8554-3
912 $a ZDB-2-ENG
912 $a ZDB-2-SXE
950 $a Engineering (SpringerNature-11647)
950 $a Engineering (R0) (SpringerNature-43712)