國立虎尾科技大學 |

Parasitic Substrate Coupling in High Voltage Integrated Circuits = Minority and Majority Carriers Propagation in Semiconductor Substrate /

紀錄類型:	書目-語言資料,印刷品 : Monograph/item
正題名/作者:	Parasitic Substrate Coupling in High Voltage Integrated Circuits/ by Pietro Buccella, Camillo Stefanucci, Maher Kayal, Jean-Michel Sallese.
其他題名:	Minority and Majority Carriers Propagation in Semiconductor Substrate /
作者:	Buccella, Pietro.
其他作者:	Stefanucci, Camillo.
面頁冊數:	XVII, 183 p. 124 illus., 73 illus. in color.online resource. :
Contained By:	Springer Nature eBook
標題:	Electronic circuits. -
電子資源:	https://doi.org/10.1007/978-3-319-74382-0
ISBN:	9783319743820

Parasitic Substrate Coupling in High Voltage Integrated Circuits = Minority and Majority Carriers Propagation in Semiconductor Substrate /
Buccella, Pietro.

Parasitic Substrate Coupling in High Voltage Integrated CircuitsMinority and Majority Carriers Propagation in Semiconductor Substrate /[electronic resource] :by Pietro Buccella, Camillo Stefanucci, Maher Kayal, Jean-Michel Sallese. - 1st ed. 2018. - XVII, 183 p. 124 illus., 73 illus. in color.online resource. - Analog Circuits and Signal Processing,1872-082X. - Analog Circuits and Signal Processing,.

Chapter1: Overview of Parasitic Substrate Coupling -- Chapter2: Design Challenges in High Voltage ICs -- Chapter3: Substrate Modeling with Parasitic Transistors -- Chapter4: TCAD Validation of the Model -- Chapter5: Extraction Tool for the Substrate Network -- Chapter6: Parasitic Bipolar Transistors in Benchmark Structures -- Chapter7: Substrate Coupling Analysis and Evaluation of Protection Strategies.

This book introduces a new approach to model and predict substrate parasitic failures in integrated circuits with standard circuit design tools. The injection of majority and minority carriers in the substrate is a recurring problem in smart power ICs containing high voltage, high current switching devices besides sensitive control, protection and signal processing circuits. The injection of parasitic charges leads to the activation of substrate bipolar transistors. This book explores how these events can be evaluated for a wide range of circuit topologies. To this purpose, new generalized devices implemented in Verilog-A are used to model the substrate with standard circuit simulators. This approach was able to predict for the first time the activation of a latch-up in real circuits through post-layout SPICE simulation analysis. Discusses substrate modeling and circuit-level simulation of parasitic bipolar device coupling effects in integrated circuits; Includes circuit back-annotation of the parasitic lateral n-p-n and vertical p-n-p bipolar transistors in the substrate; Uses Spice for simulation and characterization of parasitic bipolar transistors, latch-up of the parasitic p-n-p-n structure, and electrostatic discharge (ESD) protection devices; Offers design guidelines to reduce couplings by adding specific test protections.

ISBN: 9783319743820

Standard No.: 10.1007/978-3-319-74382-0doiSubjects--Topical Terms:

563332
Electronic circuits.

LC Class. No.: TK7888.4

Dewey Class. No.: 621.3815

Parasitic Substrate Coupling in High Voltage Integrated Circuits = Minority and Majority Carriers Propagation in Semiconductor Substrate /
LDR:03298nam a22004095i 4500 001 996800
003 DE-He213
005 20200629133522.0
007 cr nn 008mamaa
008 201225s2018 gw | s |||| 0|eng d
020 $a 9783319743820 $9 978-3-319-74382-0
024 7 $a 10.1007/978-3-319-74382-0 $2 doi
035 $a 978-3-319-74382-0
050 4 $a TK7888.4
072 7 $a TJFC $2 bicssc
072 7 $a TEC008010 $2 bisacsh
072 7 $a TJFC $2 thema
082 0 4 $a 621.3815 $2 23
100 1 $a Buccella, Pietro. $4 aut $4 http://id.loc.gov/vocabulary/relators/aut $3 1202311
245 1 0 $a Parasitic Substrate Coupling in High Voltage Integrated Circuits $h [electronic resource] : $b Minority and Majority Carriers Propagation in Semiconductor Substrate / $c by Pietro Buccella, Camillo Stefanucci, Maher Kayal, Jean-Michel Sallese.
250 $a 1st ed. 2018.
264 1 $a Cham : $b Springer International Publishing : $b Imprint: Springer, $c 2018.
300 $a XVII, 183 p. 124 illus., 73 illus. in color. $b online resource.
336 $a text $b txt $2 rdacontent
337 $a computer $b c $2 rdamedia
338 $a online resource $b cr $2 rdacarrier
347 $a text file $b PDF $2 rda
490 1 $a Analog Circuits and Signal Processing, $x 1872-082X
505 0 $a Chapter1: Overview of Parasitic Substrate Coupling -- Chapter2: Design Challenges in High Voltage ICs -- Chapter3: Substrate Modeling with Parasitic Transistors -- Chapter4: TCAD Validation of the Model -- Chapter5: Extraction Tool for the Substrate Network -- Chapter6: Parasitic Bipolar Transistors in Benchmark Structures -- Chapter7: Substrate Coupling Analysis and Evaluation of Protection Strategies.
520 $a This book introduces a new approach to model and predict substrate parasitic failures in integrated circuits with standard circuit design tools. The injection of majority and minority carriers in the substrate is a recurring problem in smart power ICs containing high voltage, high current switching devices besides sensitive control, protection and signal processing circuits. The injection of parasitic charges leads to the activation of substrate bipolar transistors. This book explores how these events can be evaluated for a wide range of circuit topologies. To this purpose, new generalized devices implemented in Verilog-A are used to model the substrate with standard circuit simulators. This approach was able to predict for the first time the activation of a latch-up in real circuits through post-layout SPICE simulation analysis. Discusses substrate modeling and circuit-level simulation of parasitic bipolar device coupling effects in integrated circuits; Includes circuit back-annotation of the parasitic lateral n-p-n and vertical p-n-p bipolar transistors in the substrate; Uses Spice for simulation and characterization of parasitic bipolar transistors, latch-up of the parasitic p-n-p-n structure, and electrostatic discharge (ESD) protection devices; Offers design guidelines to reduce couplings by adding specific test protections.
650 0 $a Electronic circuits. $3 563332
650 0 $a Electronics. $3 596389
650 0 $a Microelectronics. $3 554956
650 1 4 $a Circuits and Systems. $3 670901
650 2 4 $a Electronic Circuits and Devices. $3 782968
650 2 4 $a Electronics and Microelectronics, Instrumentation. $3 670219
700 1 $a Stefanucci, Camillo. $e author. $4 aut $4 http://id.loc.gov/vocabulary/relators/aut $3 1288033
700 1 $a Kayal, Maher. $4 aut $4 http://id.loc.gov/vocabulary/relators/aut $3 775264
700 1 $a Sallese, Jean-Michel. $e author. $4 aut $4 http://id.loc.gov/vocabulary/relators/aut $3 1288034
710 2 $a SpringerLink (Online service) $3 593884
773 0 $t Springer Nature eBook
776 0 8 $i Printed edition: $z 9783319743813
776 0 8 $i Printed edition: $z 9783319743837
776 0 8 $i Printed edition: $z 9783030089764
830 0 $a Analog Circuits and Signal Processing, $x 1872-082X $3 1254348
856 4 0 $u https://doi.org/10.1007/978-3-319-74382-0
912 $a ZDB-2-ENG
912 $a ZDB-2-SXE
950 $a Engineering (SpringerNature-11647)
950 $a Engineering (R0) (SpringerNature-43712)