國立虎尾科技大學 |

Enhanced Virtual Prototyping = Featuring RISC-V Case Studies /

Record Type:	Language materials, printed : Monograph/item
Title/Author:	Enhanced Virtual Prototyping/ by Vladimir Herdt, Daniel Große, Rolf Drechsler.
Reminder of title:	Featuring RISC-V Case Studies /
Author:	Herdt, Vladimir.
other author:	Große, Daniel.
Description:	XXI, 247 p. 90 illus., 75 illus. in color.online resource. :
Contained By:	Springer Nature eBook
Subject:	Electronic circuits. -
Online resource:	https://doi.org/10.1007/978-3-030-54828-5
ISBN:	9783030548285

Enhanced Virtual Prototyping = Featuring RISC-V Case Studies /
Herdt, Vladimir.

Enhanced Virtual PrototypingFeaturing RISC-V Case Studies /[electronic resource] :by Vladimir Herdt, Daniel Große, Rolf Drechsler. - 1st ed. 2021. - XXI, 247 p. 90 illus., 75 illus. in color.online resource.

Introduction -- Preliminaries -- An Open-Source RISC-V Evaluation Platform -- Formal Verification of SystemC-based Designs using Symbolic Simulation -- Coverage-guided Testing for Scalable Virtual Prototype Verification -- Verification of Embedded Software Binaries using Virtual Prototypes -- Validation of Firmware-Based Power Management using Virtual Prototypes -- Register-Transfer Level Correspondence Analysis -- Conclusion -- Index.

This book presents a comprehensive set of techniques that enhance all key aspects of a modern Virtual Prototype (VP)-based design flow. The authors emphasize automated formal verification methods, as well as advanced coverage-guided analysis and testing techniques, tailored for SystemC-based VPs and also the associated Software (SW). Coverage also includes VP modeling techniques that handle functional as well as non-functional aspects and also describes correspondence analyses between the Hardware- and VP-level to utilize information available at different levels of abstraction. All approaches are discussed in detail and are evaluated extensively, using several experiments to demonstrate their effectiveness in enhancing the VP-based design flow. Furthermore, the book puts a particular focus on the modern RISC-V ISA, with several case-studies covering modeling as well as VP and SW verification aspects. Provides a comprehensive set of techniques to enhance all key aspects of a Virtual Prototype (VP)-based design flow Includes automated formal verification methods and advanced coverage-guided testing techniques, tailored for SystemC-based VPs Describes efficient, coverage-guided test generation methods for VP-based functional and non-functional software (SW) analysis and verification Includes correspondence analyses to utilize information between different abstraction levels in the design flow Uses several VP and SW verification case-studies that target the modern RISC-V ISA.

ISBN: 9783030548285

Standard No.: 10.1007/978-3-030-54828-5doiSubjects--Topical Terms:

563332
Electronic circuits.

LC Class. No.: TK7888.4

Dewey Class. No.: 621.3815

Enhanced Virtual Prototyping = Featuring RISC-V Case Studies /
LDR:03309nam a22003975i 4500 001 1050192
003 DE-He213
005 20211016191722.0
007 cr nn 008mamaa
008 220103s2021 sz | s |||| 0|eng d
020 $a 9783030548285 $9 978-3-030-54828-5
024 7 $a 10.1007/978-3-030-54828-5 $2 doi
035 $a 978-3-030-54828-5
050 4 $a TK7888.4
072 7 $a TJFC $2 bicssc
072 7 $a TEC008010 $2 bisacsh
072 7 $a TJFC $2 thema
082 0 4 $a 621.3815 $2 23
100 1 $a Herdt, Vladimir. $4 aut $4 http://id.loc.gov/vocabulary/relators/aut $3 1106586
245 1 0 $a Enhanced Virtual Prototyping $h [electronic resource] : $b Featuring RISC-V Case Studies / $c by Vladimir Herdt, Daniel Große, Rolf Drechsler.
250 $a 1st ed. 2021.
264 1 $a Cham : $b Springer International Publishing : $b Imprint: Springer, $c 2021.
300 $a XXI, 247 p. 90 illus., 75 illus. in color. $b online resource.
336 $a text $b txt $2 rdacontent
337 $a computer $b c $2 rdamedia
338 $a online resource $b cr $2 rdacarrier
347 $a text file $b PDF $2 rda
505 0 $a Introduction -- Preliminaries -- An Open-Source RISC-V Evaluation Platform -- Formal Verification of SystemC-based Designs using Symbolic Simulation -- Coverage-guided Testing for Scalable Virtual Prototype Verification -- Verification of Embedded Software Binaries using Virtual Prototypes -- Validation of Firmware-Based Power Management using Virtual Prototypes -- Register-Transfer Level Correspondence Analysis -- Conclusion -- Index.
520 $a This book presents a comprehensive set of techniques that enhance all key aspects of a modern Virtual Prototype (VP)-based design flow. The authors emphasize automated formal verification methods, as well as advanced coverage-guided analysis and testing techniques, tailored for SystemC-based VPs and also the associated Software (SW). Coverage also includes VP modeling techniques that handle functional as well as non-functional aspects and also describes correspondence analyses between the Hardware- and VP-level to utilize information available at different levels of abstraction. All approaches are discussed in detail and are evaluated extensively, using several experiments to demonstrate their effectiveness in enhancing the VP-based design flow. Furthermore, the book puts a particular focus on the modern RISC-V ISA, with several case-studies covering modeling as well as VP and SW verification aspects. Provides a comprehensive set of techniques to enhance all key aspects of a Virtual Prototype (VP)-based design flow Includes automated formal verification methods and advanced coverage-guided testing techniques, tailored for SystemC-based VPs Describes efficient, coverage-guided test generation methods for VP-based functional and non-functional software (SW) analysis and verification Includes correspondence analyses to utilize information between different abstraction levels in the design flow Uses several VP and SW verification case-studies that target the modern RISC-V ISA.
650 0 $a Electronic circuits. $3 563332
650 0 $a Computer engineering. $3 569006
650 0 $a Internet of things. $3 1023130
650 0 $a Embedded computer systems. $3 562313
650 1 4 $a Circuits and Systems. $3 670901
650 2 4 $a Cyber-physical systems, IoT. $3 1226036
700 1 $a Große, Daniel. $e author. $4 aut $4 http://id.loc.gov/vocabulary/relators/aut $3 1308715
700 1 $a Drechsler, Rolf. $4 aut $4 http://id.loc.gov/vocabulary/relators/aut $3 670948
710 2 $a SpringerLink (Online service) $3 593884
773 0 $t Springer Nature eBook
776 0 8 $i Printed edition: $z 9783030548278
776 0 8 $i Printed edition: $z 9783030548292
776 0 8 $i Printed edition: $z 9783030548308
856 4 0 $u https://doi.org/10.1007/978-3-030-54828-5
912 $a ZDB-2-ENG
912 $a ZDB-2-SXE
950 $a Engineering (SpringerNature-11647)
950 $a Engineering (R0) (SpringerNature-43712)