國立虎尾科技大學 |

Neuro-inspired computing using resistive synaptic devices

Record Type:	Language materials, printed : Monograph/item
Title/Author:	Neuro-inspired computing using resistive synaptic devices/ edited by Shimeng Yu.
other author:	Yu, Shimeng.
Published:	Cham :Springer International Publishing : : 2017.,
Description:	xi, 269 p. :ill. (some col.), digital ; : 24 cm.;
Contained By:	Springer eBooks
Subject:	Neural computers. -
Online resource:	http://dx.doi.org/10.1007/978-3-319-54313-0
ISBN:	9783319543130

Neuro-inspired computing using resistive synaptic devices
Neuro-inspired computing using resistive synaptic devices[electronic resource] /edited by Shimeng Yu. - Cham :Springer International Publishing :2017. - xi, 269 p. :ill. (some col.), digital ;24 cm.

Chapter1: Introduction to Neuro-Inspired Computing using Resistive Synaptic Devices -- Part I: Device-level Demonstrations of Resistive Synaptic Devices -- Chapter2: Phase Change Memory based Synaptic Devices -- Chapter3: Pr0.7Ca0.3MnO3 (PCMO) based Synaptic Devices -- Chapter4: TaOx/TiO2 based Synaptic Devices -- Part II: Array-level Demonstrations of Resistive Synaptic Devices and Neural Networks -- Chapter5: Training and Inference in Hopfield Network using 10×10 Phase Change Synaptic Array -- Chapter6: Experimental Demonstration of Firing-Rate Neural Networks based on Metal-Oxide Memristive Crossbars -- Chapter7: Weight Tuning of Resistive Synaptic Devices and Convolution Kernel Operation on 12×12 Cross-Point Array -- Chapter8: Spiking Neural Network with 256×256 PCM Array -- Part III: Circuit, Architecture and Algorithm-level Design of Resistive Synaptic Devices based Neuromorphic System -- Chapter9: Peripheral Circuit Design Considerations of Neuro-inspired Architectures -- Chapter10: Processing-in-Memory Architecture Design for Accelerating Neuro-Inspired Algorithms -- Chapter11: Multi-layer Perceptron Algorithm: Impact of Non-Ideal Conductance and Area-Efficient Peripheral Circuits -- Chapter12: Impact of Non-Ideal Resistive Synaptic Device Behaviors on Implementation of Sparse Coding Algorithm -- Chapter13: Binary OxRAM/CBRAM Memories for Efficient Implementations of Embedded Neuromorphic Circuits.

ISBN: 9783319543130

Standard No.: 10.1007/978-3-319-54313-0doiSubjects--Topical Terms:

792941
Neural computers.

LC Class. No.: QA76.87

Dewey Class. No.: 006.32

Neuro-inspired computing using resistive synaptic devices
LDR:02353nam a2200301 a 4500 001 884780
003 DE-He213
005 20171106095720.0
006 m d
007 cr nn 008maaau
008 180530s2017 gw s 0 eng d
020 $a 9783319543130 $q (electronic bk.)
020 $a 9783319543123 $q (paper)
024 7 $a 10.1007/978-3-319-54313-0 $2 doi
035 $a 978-3-319-54313-0
040 $a GP $c GP
041 0 $a eng
050 4 $a QA76.87
072 7 $a TJFC $2 bicssc
072 7 $a TEC008010 $2 bisacsh
082 0 4 $a 006.32 $2 23
090 $a QA76.87 $b .N494 2017
245 0 0 $a Neuro-inspired computing using resistive synaptic devices $h [electronic resource] / $c edited by Shimeng Yu.
260 $a Cham : $c 2017. $b Springer International Publishing : $b Imprint: Springer,
300 $a xi, 269 p. : $b ill. (some col.), digital ; $c 24 cm.
505 0 $a Chapter1: Introduction to Neuro-Inspired Computing using Resistive Synaptic Devices -- Part I: Device-level Demonstrations of Resistive Synaptic Devices -- Chapter2: Phase Change Memory based Synaptic Devices -- Chapter3: Pr0.7Ca0.3MnO3 (PCMO) based Synaptic Devices -- Chapter4: TaOx/TiO2 based Synaptic Devices -- Part II: Array-level Demonstrations of Resistive Synaptic Devices and Neural Networks -- Chapter5: Training and Inference in Hopfield Network using 10×10 Phase Change Synaptic Array -- Chapter6: Experimental Demonstration of Firing-Rate Neural Networks based on Metal-Oxide Memristive Crossbars -- Chapter7: Weight Tuning of Resistive Synaptic Devices and Convolution Kernel Operation on 12×12 Cross-Point Array -- Chapter8: Spiking Neural Network with 256×256 PCM Array -- Part III: Circuit, Architecture and Algorithm-level Design of Resistive Synaptic Devices based Neuromorphic System -- Chapter9: Peripheral Circuit Design Considerations of Neuro-inspired Architectures -- Chapter10: Processing-in-Memory Architecture Design for Accelerating Neuro-Inspired Algorithms -- Chapter11: Multi-layer Perceptron Algorithm: Impact of Non-Ideal Conductance and Area-Efficient Peripheral Circuits -- Chapter12: Impact of Non-Ideal Resistive Synaptic Device Behaviors on Implementation of Sparse Coding Algorithm -- Chapter13: Binary OxRAM/CBRAM Memories for Efficient Implementations of Embedded Neuromorphic Circuits.
650 0 $a Neural computers. $3 792941
650 1 4 $a Engineering. $3 561152
650 2 4 $a Circuits and Systems. $3 670901
650 2 4 $a Electronic Circuits and Devices. $3 782968
650 2 4 $a Processor Architectures. $3 669787
700 1 $a Yu, Shimeng. $3 1141460
710 2 $a SpringerLink (Online service) $3 593884
773 0 $t Springer eBooks
856 4 0 $u http://dx.doi.org/10.1007/978-3-319-54313-0
950 $a Engineering (Springer-11647)