國立虎尾科技大學 |

Power-Efficient Two-Step Pipelined Analog-to-Digital Conversion.

Record Type:	Language materials, manuscript : Monograph/item
Title/Author:	Power-Efficient Two-Step Pipelined Analog-to-Digital Conversion./
Author:	Lee, Ho-Young.
Description:	1 online resource (126 pages)
Notes:	Source: Dissertation Abstracts International, Volume: 73-05, Section: B, page: 3147.
Contained By:	Dissertation Abstracts International73-05B.
Subject:	Electrical engineering. -
Online resource:	click for full text (PQDT)
ISBN:	9781267136589

Power-Efficient Two-Step Pipelined Analog-to-Digital Conversion.
Lee, Ho-Young.

Power-Efficient Two-Step Pipelined Analog-to-Digital Conversion. - 1 online resource (126 pages)

Source: Dissertation Abstracts International, Volume: 73-05, Section: B, page: 3147.

Thesis (Ph.D.)

Includes bibliographical references

This item is not available from ProQuest Dissertations & Theses.

Hand-held devices are among the most successful consumer electronics in modern society. Behind these successful devices, lies a key analog design technique that involves high-performance analog-to-digital conversion combined with very low power consumption. This dissertation presents two different approaches to achieving high power efficiency from a two-step pipelined architecture, which is generally known as one of the most power-consuming analog-to-digital converters.

Electronic reproduction.
Ann Arbor, Mich. :
ProQuest,
2018

Mode of access: World Wide Web

ISBN: 9781267136589Subjects--Topical Terms:

596380
Electrical engineering.
Index Terms--Genre/Form:

554714
Electronic books.

Power-Efficient Two-Step Pipelined Analog-to-Digital Conversion.
LDR:03349ntm a2200385Ki 4500 001 912020
005 20180605073452.5
006 m o u
007 cr mn||||a|a||
008 190606s2011 xx obm 000 0 eng d
020 $a 9781267136589
035 $a (MiAaPQ)AAI3493221
035 $a AAI3493221
040 $a MiAaPQ $b eng $c MiAaPQ
099 $a TUL $f hyy $c available through World Wide Web
100 1 $a Lee, Ho-Young. $3 1184185
245 1 0 $a Power-Efficient Two-Step Pipelined Analog-to-Digital Conversion.
264 0 $c 2011
300 $a 1 online resource (126 pages)
336 $a text $b txt $2 rdacontent
337 $a computer $b c $2 rdamedia
338 $a online resource $b cr $2 rdacarrier
500 $a Source: Dissertation Abstracts International, Volume: 73-05, Section: B, page: 3147.
500 $a Adviser: Un-Ku Moon.
502 $a Thesis (Ph.D.) $c Oregon State University $d 2011.
504 $a Includes bibliographical references
506 $a This item is not available from ProQuest Dissertations & Theses.
520 $a Hand-held devices are among the most successful consumer electronics in modern society. Behind these successful devices, lies a key analog design technique that involves high-performance analog-to-digital conversion combined with very low power consumption. This dissertation presents two different approaches to achieving high power efficiency from a two-step pipelined architecture, which is generally known as one of the most power-consuming analog-to-digital converters.
520 $a In the first approach, an analog feedback loop of a residue amplifier in a two-step pipelined analog-to-digital converter is reconfigured digitally using a single comparator and an R-2R digital-to-analog converter. This comparator-based structure can reduce power consumption of a conventional two-step pipelined analog-to-digital converter which consists of an opamp-based residue amplifier followed by a second-stage analog-to-digital converter. In addition, this dissertation includes circuit design techniques that provide a digital offset correction for the comparator-based two-step structure, binary-weighted switching for an R-2R digital-to-analog converter, and reference trimming for a flash analog-to-digital converter. A 10-b prototype analog-to-digital converter achieves an FOM of 121 fJ/conversion-step under 0.7-V supply.
520 $a The second approach provides a way to achieve low power consumption for a high-resolution two-step pipelined analog-to-digital converter. An opamp is designed to consume optimized static power using a quarter-scaled residue gain together with minimized loading capacitance from the proposed second stage. A 14-b prototype analog-to-digital converter achieves an FOM of 31.3 fJ/conversion-step with an ENOB of 11.4 b, which is the lowest FOM in high-resolution analog-to-digital converters having greater than an ENOB of 10 b.
520 $a Finally, the potential for further power reduction in a two-step pipelined analog-to-digital converter is discussed as a topic for future research.
533 $a Electronic reproduction. $b Ann Arbor, Mich. : $c ProQuest, $d 2018
538 $a Mode of access: World Wide Web
650 4 $a Electrical engineering. $3 596380
650 4 $a Computer engineering. $3 569006
655 7 $a Electronic books. $2 local $3 554714
690 $a 0544
690 $a 0464
710 2 $a ProQuest Information and Learning Co. $3 1178819
710 2 $a Oregon State University. $3 560908
773 0 $t Dissertation Abstracts International $g 73-05B.
856 4 0 $u http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3493221 $z click for full text (PQDT)