國立虎尾科技大學 |

Hardware IP security and trust

Record Type:	Language materials, printed : Monograph/item
Title/Author:	Hardware IP security and trust/ edited by Prabhat Mishra, Swarup Bhunia, Mark Tehranipoor.
other author:	Mishra, Prabhat.
Published:	Cham :Springer International Publishing : : 2017.,
Description:	xii, 353 p. :ill., digital ; : 24 cm.;
Contained By:	Springer eBooks
Subject:	Computer networks - Security measures. -
Online resource:	http://dx.doi.org/10.1007/978-3-319-49025-0
ISBN:	9783319490250

Hardware IP security and trust
Hardware IP security and trust[electronic resource] /edited by Prabhat Mishra, Swarup Bhunia, Mark Tehranipoor. - Cham :Springer International Publishing :2017. - xii, 353 p. :ill., digital ;24 cm.

Part I. Introduction -- Chapter 1.Security and Trust Vulnerabilities in Third-party IPs -- PArt II.Trust Analysis -- Chapter 2.Security Rule Check -- Chapter 3.Digital Circuit Vulnerabilities to Hardware Trojans -- Chapter 4.Code Coverage Analysis for IP Trust Verification -- Chapter 5.Analyzing Circuit Layout to Probing Attack -- Chapter 6.Testing of Side Channel Leakage of Cryptographic IPs: Metrics and Evaluations -- Part III -- Effective Countermeasures -- Chapter 7.Hardware Hardening Approaches using Camouflaging, Encryption and Obfuscation -- Chapter 8.A Novel Mutating Runtime Architecture for Embedding Multiple Countermeasures Against Passive Side Channel Attacks -- Part IV -- Chapter 9.Validation of IP Security and Trust -- Chapter 10.IP Trust Validation using Proof-carrying Hardware -- Chapter 11. Hardware Trust Verification -- Chapter 12.Verification of Unspecified IP Functionality -- Chapter 13.Verifying Security Properties in Modern SoCs using Instruction-level Abstractions -- Chapter 14. Test Generation for Detection of Malicious Parametric Variations -- Part V. Conclusions -- Chapter 15.The Future of Trustworthy SoC Design.

This book provides an overview of current Intellectual Property (IP) based System-on-Chip (SoC) design methodology and highlights how security of IP can be compromised at various stages in the overall SoC design-fabrication-deployment cycle. Readers will gain a comprehensive understanding of the security vulnerabilities of different types of IPs. This book would enable readers to overcome these vulnerabilities through an efficient combination of proactive countermeasures and design-for-security solutions, as well as a wide variety of IP security and trust assessment and validation techniques. This book serves as a single-source of reference for system designers and practitioners for designing secure, reliable and trustworthy SoCs.

ISBN: 9783319490250

Standard No.: 10.1007/978-3-319-49025-0doiSubjects--Topical Terms:

555385
Computer networks
--Security measures.

LC Class. No.: TK5105.59

Dewey Class. No.: 005.8

Hardware IP security and trust
LDR:02835nam a2200313 a 4500 001 958391
003 DE-He213
005 20170809162246.0
006 m d
007 cr nn 008maaau
008 201118s2017 gw s 0 eng d
020 $a 9783319490250 $q (electronic bk.)
020 $a 9783319490243 $q (paper)
024 7 $a 10.1007/978-3-319-49025-0 $2 doi
035 $a 978-3-319-49025-0
040 $a GP $c GP
041 0 $a eng
050 4 $a TK5105.59
072 7 $a TJFC $2 bicssc
072 7 $a TEC008010 $2 bisacsh
082 0 4 $a 005.8 $2 23
090 $a TK5105.59 $b .H267 2017
245 0 0 $a Hardware IP security and trust $h [electronic resource] / $c edited by Prabhat Mishra, Swarup Bhunia, Mark Tehranipoor.
260 $a Cham : $c 2017. $b Springer International Publishing : $b Imprint: Springer,
300 $a xii, 353 p. : $b ill., digital ; $c 24 cm.
505 0 $a Part I. Introduction -- Chapter 1.Security and Trust Vulnerabilities in Third-party IPs -- PArt II.Trust Analysis -- Chapter 2.Security Rule Check -- Chapter 3.Digital Circuit Vulnerabilities to Hardware Trojans -- Chapter 4.Code Coverage Analysis for IP Trust Verification -- Chapter 5.Analyzing Circuit Layout to Probing Attack -- Chapter 6.Testing of Side Channel Leakage of Cryptographic IPs: Metrics and Evaluations -- Part III -- Effective Countermeasures -- Chapter 7.Hardware Hardening Approaches using Camouflaging, Encryption and Obfuscation -- Chapter 8.A Novel Mutating Runtime Architecture for Embedding Multiple Countermeasures Against Passive Side Channel Attacks -- Part IV -- Chapter 9.Validation of IP Security and Trust -- Chapter 10.IP Trust Validation using Proof-carrying Hardware -- Chapter 11. Hardware Trust Verification -- Chapter 12.Verification of Unspecified IP Functionality -- Chapter 13.Verifying Security Properties in Modern SoCs using Instruction-level Abstractions -- Chapter 14. Test Generation for Detection of Malicious Parametric Variations -- Part V. Conclusions -- Chapter 15.The Future of Trustworthy SoC Design.
520 $a This book provides an overview of current Intellectual Property (IP) based System-on-Chip (SoC) design methodology and highlights how security of IP can be compromised at various stages in the overall SoC design-fabrication-deployment cycle. Readers will gain a comprehensive understanding of the security vulnerabilities of different types of IPs. This book would enable readers to overcome these vulnerabilities through an efficient combination of proactive countermeasures and design-for-security solutions, as well as a wide variety of IP security and trust assessment and validation techniques. This book serves as a single-source of reference for system designers and practitioners for designing secure, reliable and trustworthy SoCs.
650 0 $a Computer networks $x Security measures. $3 555385
650 0 $a Internet Protocol multimedia subsystem. $3 591400
650 1 4 $a Engineering. $3 561152
650 2 4 $a Circuits and Systems. $3 670901
650 2 4 $a Data Encryption. $3 669790
650 2 4 $a Systems and Data Security. $3 677062
650 2 4 $a Electronics and Microelectronics, Instrumentation. $3 670219
650 2 4 $a Processor Architectures. $3 669787
700 1 $a Mishra, Prabhat. $3 670983
700 1 $a Bhunia, Swarup. $3 782928
700 1 $a Tehranipoor, Mark. $3 1250526
710 2 $a SpringerLink (Online service) $3 593884
773 0 $t Springer eBooks
856 4 0 $u http://dx.doi.org/10.1007/978-3-319-49025-0
950 $a Engineering (Springer-11647)