國立虎尾科技大學 |

High-level Estimation and Exploration of Reliability for Multi-Processor System-on-Chip

Record Type:	Language materials, printed : Monograph/item
Title/Author:	High-level Estimation and Exploration of Reliability for Multi-Processor System-on-Chip/ by Zheng Wang, Anupam Chattopadhyay.
Author:	Wang, Zheng.
other author:	Chattopadhyay, Anupam.
Description:	XX, 197 p. 104 illus., 72 illus. in color.online resource. :
Contained By:	Springer Nature eBook
Subject:	Electronic circuits. -
Online resource:	https://doi.org/10.1007/978-981-10-1073-6
ISBN:	9789811010736

High-level Estimation and Exploration of Reliability for Multi-Processor System-on-Chip
Wang, Zheng.

High-level Estimation and Exploration of Reliability for Multi-Processor System-on-Chip[electronic resource] /by Zheng Wang, Anupam Chattopadhyay. - 1st ed. 2018. - XX, 197 p. 104 illus., 72 illus. in color.online resource. - Computer Architecture and Design Methodologies,2367-3478. - Computer Architecture and Design Methodologies,.

Introduction -- Background -- Related Work -- High-level Fault Injection and Simulation -- Architectural Reliability Estimation -- Architectural Reliability Exploration -- System-level Reliability Exploration -- Conclusion and Outlook.

This book introduces a novel framework for accurately modeling the errors in nanoscale CMOS technology and developing a smooth tool flow at high-level design abstractions to estimate and mitigate the effects of errors. The book presents novel techniques for high-level fault simulation and reliability estimation as well as architecture-level and system-level fault tolerant designs. It also presents a survey of state-of-the-art problems and solutions, offering insights into reliability issues in digital design and their cross-layer countermeasures. .

ISBN: 9789811010736

Standard No.: 10.1007/978-981-10-1073-6doiSubjects--Topical Terms:

563332
Electronic circuits.

LC Class. No.: TK7888.4

Dewey Class. No.: 621.3815

High-level Estimation and Exploration of Reliability for Multi-Processor System-on-Chip
LDR:02241nam a22004095i 4500 001 999255
003 DE-He213
005 20200630233759.0
007 cr nn 008mamaa
008 201225s2018 si | s |||| 0|eng d
020 $a 9789811010736 $9 978-981-10-1073-6
024 7 $a 10.1007/978-981-10-1073-6 $2 doi
035 $a 978-981-10-1073-6
050 4 $a TK7888.4
072 7 $a TJFC $2 bicssc
072 7 $a TEC008010 $2 bisacsh
072 7 $a TJFC $2 thema
082 0 4 $a 621.3815 $2 23
100 1 $a Wang, Zheng. $4 aut $4 http://id.loc.gov/vocabulary/relators/aut $3 1139880
245 1 0 $a High-level Estimation and Exploration of Reliability for Multi-Processor System-on-Chip $h [electronic resource] / $c by Zheng Wang, Anupam Chattopadhyay.
250 $a 1st ed. 2018.
264 1 $a Singapore : $b Springer Singapore : $b Imprint: Springer, $c 2018.
300 $a XX, 197 p. 104 illus., 72 illus. in color. $b online resource.
336 $a text $b txt $2 rdacontent
337 $a computer $b c $2 rdamedia
338 $a online resource $b cr $2 rdacarrier
347 $a text file $b PDF $2 rda
490 1 $a Computer Architecture and Design Methodologies, $x 2367-3478
505 0 $a Introduction -- Background -- Related Work -- High-level Fault Injection and Simulation -- Architectural Reliability Estimation -- Architectural Reliability Exploration -- System-level Reliability Exploration -- Conclusion and Outlook.
520 $a This book introduces a novel framework for accurately modeling the errors in nanoscale CMOS technology and developing a smooth tool flow at high-level design abstractions to estimate and mitigate the effects of errors. The book presents novel techniques for high-level fault simulation and reliability estimation as well as architecture-level and system-level fault tolerant designs. It also presents a survey of state-of-the-art problems and solutions, offering insights into reliability issues in digital design and their cross-layer countermeasures. .
650 0 $a Electronic circuits. $3 563332
650 0 $a Computer software—Reusability. $3 1254984
650 1 4 $a Circuits and Systems. $3 670901
650 2 4 $a Performance and Reliability. $3 669802
650 2 4 $a Electronic Circuits and Devices. $3 782968
700 1 $a Chattopadhyay, Anupam. $4 aut $4 http://id.loc.gov/vocabulary/relators/aut $3 896534
710 2 $a SpringerLink (Online service) $3 593884
773 0 $t Springer Nature eBook
776 0 8 $i Printed edition: $z 9789811010729
776 0 8 $i Printed edition: $z 9789811010743
776 0 8 $i Printed edition: $z 9789811093210
830 0 $a Computer Architecture and Design Methodologies, $x 2367-3478 $3 1269988
856 4 0 $u https://doi.org/10.1007/978-981-10-1073-6
912 $a ZDB-2-ENG
912 $a ZDB-2-SXE
950 $a Engineering (SpringerNature-11647)
950 $a Engineering (R0) (SpringerNature-43712)