語系:
繁體中文
English
說明(常見問題)
登入
回首頁
切換:
標籤
|
MARC模式
|
ISBD
SystemVerilog for Hardware Descripti...
~
SpringerLink (Online service)
SystemVerilog for Hardware Description = RTL Design and Verification /
紀錄類型:
書目-語言資料,印刷品 : Monograph/item
正題名/作者:
SystemVerilog for Hardware Description / by Vaibbhav Taraate.
其他題名:
RTL Design and Verification /
作者:
Taraate, Vaibbhav.
面頁冊數:
XXI, 252 p. 104 illus., 95 illus. in color.online resource. :
Contained By:
Springer Nature eBook
標題:
Electronic Circuits and Devices. -
電子資源:
https://doi.org/10.1007/978-981-15-4405-7
ISBN:
9789811544057
SystemVerilog for Hardware Description = RTL Design and Verification /
Taraate, Vaibbhav.
SystemVerilog for Hardware Description
RTL Design and Verification /[electronic resource] :by Vaibbhav Taraate. - 1st ed. 2020. - XXI, 252 p. 104 illus., 95 illus. in color.online resource.
Chapter 1: Introduction to FPGA design -- Chapter 2: Introduction to HDL -- Chapter 3:Introduction to SystemVerilog -- Chapter 4: Programming using SystemVerilog -- Chapter 5:Combinational design using SystemVerilog -- Chapter 6: Sequential design using SystemVerilog -- Chapter 7: RTL design using SystemVerilog -- Chapter 8: Verification using SystemVerilog -- Chapter 9: Design Implementation using FPGA.
This book introduces the reader to FPGA based design for RTL synthesis. It describes simple to complex RTL design scenarios using SystemVerilog. The book builds the story from basic fundamentals of FPGA based designs to advance RTL design and verification concepts using SystemVerilog. It provides practical information on the issues in the RTL design and verification and how to overcome these. It focuses on writing efficient RTL codes using SystemVerilog, covers design for the Xilinx FPGAs and also includes implementable code examples. The contents of this book cover improvement of design performance, assertion based verification, verification planning, and architecture and system testing using FPGAs. The book can be used for classroom teaching or as a supplement in lab work for undergraduate and graduate coursework as well as for professional development and training programs. It will also be of interest to researchers and professionals interested in the RTL design for FPGA and ASIC.
ISBN: 9789811544057
Standard No.: 10.1007/978-981-15-4405-7doiSubjects--Topical Terms:
782968
Electronic Circuits and Devices.
LC Class. No.: TK7888.4
Dewey Class. No.: 621.3815
SystemVerilog for Hardware Description = RTL Design and Verification /
LDR
:02750nam a22003975i 4500
001
1020233
003
DE-He213
005
20200630074403.0
007
cr nn 008mamaa
008
210318s2020 si | s |||| 0|eng d
020
$a
9789811544057
$9
978-981-15-4405-7
024
7
$a
10.1007/978-981-15-4405-7
$2
doi
035
$a
978-981-15-4405-7
050
4
$a
TK7888.4
072
7
$a
TJFC
$2
bicssc
072
7
$a
TEC008010
$2
bisacsh
072
7
$a
TJFC
$2
thema
082
0 4
$a
621.3815
$2
23
100
1
$a
Taraate, Vaibbhav.
$4
aut
$4
http://id.loc.gov/vocabulary/relators/aut
$3
1109142
245
1 0
$a
SystemVerilog for Hardware Description
$h
[electronic resource] :
$b
RTL Design and Verification /
$c
by Vaibbhav Taraate.
250
$a
1st ed. 2020.
264
1
$a
Singapore :
$b
Springer Singapore :
$b
Imprint: Springer,
$c
2020.
300
$a
XXI, 252 p. 104 illus., 95 illus. in color.
$b
online resource.
336
$a
text
$b
txt
$2
rdacontent
337
$a
computer
$b
c
$2
rdamedia
338
$a
online resource
$b
cr
$2
rdacarrier
347
$a
text file
$b
PDF
$2
rda
505
0
$a
Chapter 1: Introduction to FPGA design -- Chapter 2: Introduction to HDL -- Chapter 3:Introduction to SystemVerilog -- Chapter 4: Programming using SystemVerilog -- Chapter 5:Combinational design using SystemVerilog -- Chapter 6: Sequential design using SystemVerilog -- Chapter 7: RTL design using SystemVerilog -- Chapter 8: Verification using SystemVerilog -- Chapter 9: Design Implementation using FPGA.
520
$a
This book introduces the reader to FPGA based design for RTL synthesis. It describes simple to complex RTL design scenarios using SystemVerilog. The book builds the story from basic fundamentals of FPGA based designs to advance RTL design and verification concepts using SystemVerilog. It provides practical information on the issues in the RTL design and verification and how to overcome these. It focuses on writing efficient RTL codes using SystemVerilog, covers design for the Xilinx FPGAs and also includes implementable code examples. The contents of this book cover improvement of design performance, assertion based verification, verification planning, and architecture and system testing using FPGAs. The book can be used for classroom teaching or as a supplement in lab work for undergraduate and graduate coursework as well as for professional development and training programs. It will also be of interest to researchers and professionals interested in the RTL design for FPGA and ASIC.
650
2 4
$a
Electronic Circuits and Devices.
$3
782968
650
2 4
$a
Electronics and Microelectronics, Instrumentation.
$3
670219
650
2 4
$a
Control Structures and Microprogramming.
$3
669788
650
1 4
$a
Circuits and Systems.
$3
670901
650
0
$a
Microelectronics.
$3
554956
650
0
$a
Electronics.
$3
596389
650
0
$a
Microprogramming .
$3
1257366
650
0
$a
Electronic circuits.
$3
563332
710
2
$a
SpringerLink (Online service)
$3
593884
773
0
$t
Springer Nature eBook
776
0 8
$i
Printed edition:
$z
9789811544040
776
0 8
$i
Printed edition:
$z
9789811544064
776
0 8
$i
Printed edition:
$z
9789811544071
856
4 0
$u
https://doi.org/10.1007/978-981-15-4405-7
912
$a
ZDB-2-ENG
912
$a
ZDB-2-SXE
950
$a
Engineering (SpringerNature-11647)
950
$a
Engineering (R0) (SpringerNature-43712)
筆 0 讀者評論
多媒體
評論
新增評論
分享你的心得
Export
取書館別
處理中
...
變更密碼[密碼必須為2種組合(英文和數字)及長度為10碼以上]
登入