語系
書封
跳至 : 概要 | 書目資訊 | 主題

Taraate, Vaibbhav.

概要
作品: 1 作品在 4 項出版品 1 種語言
書目資訊
Digital logic design sing Verilog = coding and RTL synthesis / by: SpringerLink (Online service); Taraate, Vaibbhav. (書目-語言資料,印刷品)
Digital Design Techniques and Exercises = A Practice Book for Digital Logic Design / by: Taraate, Vaibbhav.; SpringerLink (Online service) (書目-語言資料,印刷品) , [http://id.loc.gov/vocabulary/relators/aut]
ASIC design and synthesis : = RTL design using Verilog / by: Taraate, Vaibbhav. (書目-語言資料,印刷品)
PLD based design with VHDL = RTL design, synthesis and implementation / by: SpringerLink (Online service); Taraate, Vaibbhav. (書目-語言資料,印刷品)
Logic Synthesis and SOC Prototyping = RTL Design using VHDL / by: SpringerLink (Online service); Taraate, Vaibbhav. (書目-語言資料,印刷品) , [http://id.loc.gov/vocabulary/relators/aut]
Digital Logic Design Using Verilog = Coding and RTL Synthesis / by: Taraate, Vaibbhav.; SpringerLink (Online service) (書目-語言資料,印刷品) , [http://id.loc.gov/vocabulary/relators/aut]
Advanced HDL Synthesis and SOC Prototyping = RTL Design Using Verilog / by: SpringerLink (Online service); Taraate, Vaibbhav. (書目-語言資料,印刷品) , [http://id.loc.gov/vocabulary/relators/aut]
ASIC Design and Synthesis = RTL Design Using Verilog / by: SpringerLink (Online service); Taraate, Vaibbhav. (書目-語言資料,印刷品) , [http://id.loc.gov/vocabulary/relators/aut]
SystemVerilog for hardware description : = RTL design and verification / by: Taraate, Vaibbhav. (書目-語言資料,印刷品)
Advanced HDL synthesis and SOC prototyping : = RTL design using Verilog / by: Taraate, Vaibbhav. (書目-語言資料,印刷品)
更多
 
 
變更密碼[密碼必須為2種組合(英文和數字)及長度為10碼以上]
登入