國立虎尾科技大學 |

Digital Logic Design Using Verilog = Coding and RTL Synthesis /

紀錄類型:	書目-語言資料,印刷品 : Monograph/item
正題名/作者:	Digital Logic Design Using Verilog/ by Vaibbhav Taraate.
其他題名:	Coding and RTL Synthesis /
作者:	Taraate, Vaibbhav.
面頁冊數:	XXIII, 416 p. 267 illus., 226 illus. in color.online resource. :
Contained By:	Springer Nature eBook
標題:	Electronic circuits. -
電子資源:	https://doi.org/10.1007/978-81-322-2791-5
ISBN:	9788132227915

Digital Logic Design Using Verilog = Coding and RTL Synthesis /
Taraate, Vaibbhav.

Digital Logic Design Using VerilogCoding and RTL Synthesis /[electronic resource] :by Vaibbhav Taraate. - 1st ed. 2016. - XXIII, 416 p. 267 illus., 226 illus. in color.online resource.

Introduction -- Combinational Logic Design (Part I) -- Combinational Logic Design (Part II) -- Combinational Design Guidelines -- Sequential Logic Design -- Sequential Design Guidelines -- Complex Designs using Verilog RTL -- Finite State Machines -- Simulation Concepts and PLD Based Designs -- RTL Synthesis -- Static Timing Analysis (STA) -- Constraining Design -- Multiple Clock Domain Designs -- Low Power Design -- RTL Design for SOCs.

This book is designed to serve as a hands-on professional reference with additional utility as a textbook for upper undergraduate and some graduate courses in digital logic design. This book is organized in such a way that that it can describe a number of RTL design scenarios, from simple to complex. The book constructs the logic design story from the fundamentals of logic design to advanced RTL design concepts. Keeping in view the importance of miniaturization today, the book gives practical information on the issues with ASIC RTL design and how to overcome these concerns. It clearly explains how to write an efficient RTL code and how to improve design performance. The book also describes advanced RTL design concepts such as low-power design, multiple clock-domain design, and SOC-based design. The practical orientation of the book makes it ideal for training programs for practicing design engineers and for short-term vocational programs. The contents of the book will also make it a useful read for students and hobbyists. .

ISBN: 9788132227915

Standard No.: 10.1007/978-81-322-2791-5doiSubjects--Topical Terms:

563332
Electronic circuits.

LC Class. No.: TK7888.4

Dewey Class. No.: 621.3815

Digital Logic Design Using Verilog = Coding and RTL Synthesis /
LDR:02815nam a22003975i 4500 001 979094
003 DE-He213
005 20200704011349.0
007 cr nn 008mamaa
008 201211s2016 ii | s |||| 0|eng d
020 $a 9788132227915 $9 978-81-322-2791-5
024 7 $a 10.1007/978-81-322-2791-5 $2 doi
035 $a 978-81-322-2791-5
050 4 $a TK7888.4
072 7 $a TJFC $2 bicssc
072 7 $a TEC008010 $2 bisacsh
072 7 $a TJFC $2 thema
082 0 4 $a 621.3815 $2 23
100 1 $a Taraate, Vaibbhav. $4 aut $4 http://id.loc.gov/vocabulary/relators/aut $3 1109142
245 1 0 $a Digital Logic Design Using Verilog $h [electronic resource] : $b Coding and RTL Synthesis / $c by Vaibbhav Taraate.
250 $a 1st ed. 2016.
264 1 $a New Delhi : $b Springer India : $b Imprint: Springer, $c 2016.
300 $a XXIII, 416 p. 267 illus., 226 illus. in color. $b online resource.
336 $a text $b txt $2 rdacontent
337 $a computer $b c $2 rdamedia
338 $a online resource $b cr $2 rdacarrier
347 $a text file $b PDF $2 rda
505 0 $a Introduction -- Combinational Logic Design (Part I) -- Combinational Logic Design (Part II) -- Combinational Design Guidelines -- Sequential Logic Design -- Sequential Design Guidelines -- Complex Designs using Verilog RTL -- Finite State Machines -- Simulation Concepts and PLD Based Designs -- RTL Synthesis -- Static Timing Analysis (STA) -- Constraining Design -- Multiple Clock Domain Designs -- Low Power Design -- RTL Design for SOCs.
520 $a This book is designed to serve as a hands-on professional reference with additional utility as a textbook for upper undergraduate and some graduate courses in digital logic design. This book is organized in such a way that that it can describe a number of RTL design scenarios, from simple to complex. The book constructs the logic design story from the fundamentals of logic design to advanced RTL design concepts. Keeping in view the importance of miniaturization today, the book gives practical information on the issues with ASIC RTL design and how to overcome these concerns. It clearly explains how to write an efficient RTL code and how to improve design performance. The book also describes advanced RTL design concepts such as low-power design, multiple clock-domain design, and SOC-based design. The practical orientation of the book makes it ideal for training programs for practicing design engineers and for short-term vocational programs. The contents of the book will also make it a useful read for students and hobbyists. .
650 0 $a Electronic circuits. $3 563332
650 0 $a Electronics. $3 596389
650 0 $a Microelectronics. $3 554956
650 0 $a Logic design. $3 561473
650 1 4 $a Circuits and Systems. $3 670901
650 2 4 $a Electronics and Microelectronics, Instrumentation. $3 670219
650 2 4 $a Logic Design. $3 670915
710 2 $a SpringerLink (Online service) $3 593884
773 0 $t Springer Nature eBook
776 0 8 $i Printed edition: $z 9788132227892
776 0 8 $i Printed edition: $z 9788132227908
776 0 8 $i Printed edition: $z 9788132238386
856 4 0 $u https://doi.org/10.1007/978-81-322-2791-5
912 $a ZDB-2-ENG
912 $a ZDB-2-SXE
950 $a Engineering (SpringerNature-11647)
950 $a Engineering (R0) (SpringerNature-43712)