國立虎尾科技大學 |

Logic Synthesis and SOC Prototyping = RTL Design using VHDL /

Record Type:	Language materials, printed : Monograph/item
Title/Author:	Logic Synthesis and SOC Prototyping/ by Vaibbhav Taraate.
Reminder of title:	RTL Design using VHDL /
Author:	Taraate, Vaibbhav.
Description:	XIX, 251 p.online resource. :
Contained By:	Springer Nature eBook
Subject:	Electronic circuits. -
Online resource:	https://doi.org/10.1007/978-981-15-1314-5
ISBN:	9789811513145

Logic Synthesis and SOC Prototyping = RTL Design using VHDL /
Taraate, Vaibbhav.

Logic Synthesis and SOC PrototypingRTL Design using VHDL /[electronic resource] :by Vaibbhav Taraate. - 1st ed. 2020. - XIX, 251 p.online resource.

Introduction -- ASIC Design and SOC prototype -- Design using VHDL & Guidelines -- Design using VHDL & Guidelines -- Design and Verification Strategies -- VHDL Design and RTL Tweaks -- ASIC Synthesis and Design Constraints -- Design optimization -- Design optimization -- FPGA for SOC Prototype -- Prototype using Single and Multiple FPGA. .

This book describes RTL design, synthesis, and timing closure strategies for SOC blocks. It covers high-level RTL design scenarios and challenges for SOC design. The book gives practical information on the issues in SOC and ASIC prototyping using modern high-density FPGAs. The book covers SOC performance improvement techniques, testing, and system-level verification. The book also describes the modern Xilinx FPGA architecture and their use in SOC prototyping. The book covers the Synopsys DC, PT commands, and use of them to constraint and to optimize SOC design. The contents of this book will be of use to students, professionals, and hobbyists alike.

ISBN: 9789811513145

Standard No.: 10.1007/978-981-15-1314-5doiSubjects--Topical Terms:

563332
Electronic circuits.

LC Class. No.: TK7888.4

Dewey Class. No.: 621.3815

Logic Synthesis and SOC Prototyping = RTL Design using VHDL /
LDR:02300nam a22003975i 4500 001 1021127
003 DE-He213
005 20200704061950.0
007 cr nn 008mamaa
008 210318s2020 si | s |||| 0|eng d
020 $a 9789811513145 $9 978-981-15-1314-5
024 7 $a 10.1007/978-981-15-1314-5 $2 doi
035 $a 978-981-15-1314-5
050 4 $a TK7888.4
072 7 $a TJFC $2 bicssc
072 7 $a TEC008010 $2 bisacsh
072 7 $a TJFC $2 thema
082 0 4 $a 621.3815 $2 23
100 1 $a Taraate, Vaibbhav. $4 aut $4 http://id.loc.gov/vocabulary/relators/aut $3 1109142
245 1 0 $a Logic Synthesis and SOC Prototyping $h [electronic resource] : $b RTL Design using VHDL / $c by Vaibbhav Taraate.
250 $a 1st ed. 2020.
264 1 $a Singapore : $b Springer Singapore : $b Imprint: Springer, $c 2020.
300 $a XIX, 251 p. $b online resource.
336 $a text $b txt $2 rdacontent
337 $a computer $b c $2 rdamedia
338 $a online resource $b cr $2 rdacarrier
347 $a text file $b PDF $2 rda
505 0 $a Introduction -- ASIC Design and SOC prototype -- Design using VHDL & Guidelines -- Design using VHDL & Guidelines -- Design and Verification Strategies -- VHDL Design and RTL Tweaks -- ASIC Synthesis and Design Constraints -- Design optimization -- Design optimization -- FPGA for SOC Prototype -- Prototype using Single and Multiple FPGA. .
520 $a This book describes RTL design, synthesis, and timing closure strategies for SOC blocks. It covers high-level RTL design scenarios and challenges for SOC design. The book gives practical information on the issues in SOC and ASIC prototyping using modern high-density FPGAs. The book covers SOC performance improvement techniques, testing, and system-level verification. The book also describes the modern Xilinx FPGA architecture and their use in SOC prototyping. The book covers the Synopsys DC, PT commands, and use of them to constraint and to optimize SOC design. The contents of this book will be of use to students, professionals, and hobbyists alike.
650 0 $a Electronic circuits. $3 563332
650 0 $a Microprogramming . $3 1257366
650 0 $a Logic design. $3 561473
650 1 4 $a Circuits and Systems. $3 670901
650 2 4 $a Control Structures and Microprogramming. $3 669788
650 2 4 $a Logic Design. $3 670915
710 2 $a SpringerLink (Online service) $3 593884
773 0 $t Springer Nature eBook
776 0 8 $i Printed edition: $z 9789811513138
776 0 8 $i Printed edition: $z 9789811513152
776 0 8 $i Printed edition: $z 9789811513169
856 4 0 $u https://doi.org/10.1007/978-981-15-1314-5
912 $a ZDB-2-ENG
912 $a ZDB-2-SXE
950 $a Engineering (SpringerNature-11647)
950 $a Engineering (R0) (SpringerNature-43712)