Back to Search results for [ subject:"Logic design" ]

Advanced HDL synthesis and SOC proto...
Taraate, Vaibbhav.

 

  • Advanced HDL synthesis and SOC prototyping : = RTL design using Verilog /
  • Record Type: Language materials, printed : Monograph/item
    Title/Author: Advanced HDL synthesis and SOC prototyping :/ Vaibbhav Taraate.
    Reminder of title: RTL design using Verilog /
    Author: Taraate, Vaibbhav.
    Published: Singapore :Springer, : c2019.,
    Description: xxi, 307 p. :ill. (some col.) ; : 24 cm. ;
    Subject: Microprogramming. -
    ISBN: 9789811087752 (cloth) :
Items
  • 1 records • Pages 1 •
 
E047185 圖書館3F 書庫 一般圖書(BOOK) 一般圖書 621.3815 T176 2019 一般使用(Normal) On shelf 0
  • 1 records • Pages 1 •
Reviews
Export
pickup library
 
 
Change password
Login