國立虎尾科技大學 |

Fan-Out Wafer-Level Packaging

Record Type:	Language materials, printed : Monograph/item
Title/Author:	Fan-Out Wafer-Level Packaging/ by John H. Lau.
Author:	Lau, John H.
Description:	XX, 303 p. 278 illus., 226 illus. in color.online resource. :
Contained By:	Springer Nature eBook
Subject:	Electronic circuits. -
Online resource:	https://doi.org/10.1007/978-981-10-8884-1
ISBN:	9789811088841

Fan-Out Wafer-Level Packaging
Lau, John H.

Fan-Out Wafer-Level Packaging[electronic resource] /by John H. Lau. - 1st ed. 2018. - XX, 303 p. 278 illus., 226 illus. in color.online resource.

Patent Issues of Fan-out Wafer-Level Packaging -- Flip Chip Technology vs. FOWLP -- Fan-In Wafer-Level Packaging vs. FOWLP -- Embedded Chip Packaging -- FOWLP: Chip-First and Die Face-Down -- FOWLP: Chip-First and Die Face-Up -- FOWLP: Chip-Last or RDL-First -- FOWLP: PoP with FOWLP -- Fan-Out Panel-Level Packaging (FOPLP) -- 3D Integration -- Heterogeneous Integration.

This comprehensive guide to fan-out wafer-level packaging (FOWLP) technology compares FOWLP with flip chip and fan-in wafer-level packaging. It presents the current knowledge on these key enabling technologies for FOWLP, and discusses several packaging technologies for future trends. The Taiwan Semiconductor Manufacturing Company (TSMC) employed their InFO (integrated fan-out) technology in A10, the application processor for Apple’s iPhone, in 2016, generating great excitement about FOWLP technology throughout the semiconductor packaging community. For many practicing engineers and managers, as well as scientists and researchers, essential details of FOWLP – such as the temporary bonding and de-bonding of the carrier on a reconstituted wafer/panel, epoxy molding compound (EMC) dispensing, compression molding, Cu revealing, RDL fabrication, solder ball mounting, etc. – are not well understood. Intended to help readers learn the basics of problem-solving methods and understand the trade-offs inherent in making system-level decisions quickly, this book serves as a valuable reference guide for all those faced with the challenging problems created by the ever-increasing interest in FOWLP, helps to remove roadblocks, and accelerates the design, materials, process, and manufacturing development of key enabling technologies for FOWLP.

ISBN: 9789811088841

Standard No.: 10.1007/978-981-10-8884-1doiSubjects--Topical Terms:

563332
Electronic circuits.

LC Class. No.: TK7888.4

Dewey Class. No.: 621.3815

Fan-Out Wafer-Level Packaging
LDR:03024nam a22003975i 4500 001 989044
003 DE-He213
005 20200703133326.0
007 cr nn 008mamaa
008 201225s2018 si | s |||| 0|eng d
020 $a 9789811088841 $9 978-981-10-8884-1
024 7 $a 10.1007/978-981-10-8884-1 $2 doi
035 $a 978-981-10-8884-1
050 4 $a TK7888.4
072 7 $a TJFC $2 bicssc
072 7 $a TEC008010 $2 bisacsh
072 7 $a TJFC $2 thema
082 0 4 $a 621.3815 $2 23
100 1 $a Lau, John H. $4 aut $4 http://id.loc.gov/vocabulary/relators/aut $3 791741
245 1 0 $a Fan-Out Wafer-Level Packaging $h [electronic resource] / $c by John H. Lau.
250 $a 1st ed. 2018.
264 1 $a Singapore : $b Springer Singapore : $b Imprint: Springer, $c 2018.
300 $a XX, 303 p. 278 illus., 226 illus. in color. $b online resource.
336 $a text $b txt $2 rdacontent
337 $a computer $b c $2 rdamedia
338 $a online resource $b cr $2 rdacarrier
347 $a text file $b PDF $2 rda
505 0 $a Patent Issues of Fan-out Wafer-Level Packaging -- Flip Chip Technology vs. FOWLP -- Fan-In Wafer-Level Packaging vs. FOWLP -- Embedded Chip Packaging -- FOWLP: Chip-First and Die Face-Down -- FOWLP: Chip-First and Die Face-Up -- FOWLP: Chip-Last or RDL-First -- FOWLP: PoP with FOWLP -- Fan-Out Panel-Level Packaging (FOPLP) -- 3D Integration -- Heterogeneous Integration.
520 $a This comprehensive guide to fan-out wafer-level packaging (FOWLP) technology compares FOWLP with flip chip and fan-in wafer-level packaging. It presents the current knowledge on these key enabling technologies for FOWLP, and discusses several packaging technologies for future trends. The Taiwan Semiconductor Manufacturing Company (TSMC) employed their InFO (integrated fan-out) technology in A10, the application processor for Apple’s iPhone, in 2016, generating great excitement about FOWLP technology throughout the semiconductor packaging community. For many practicing engineers and managers, as well as scientists and researchers, essential details of FOWLP – such as the temporary bonding and de-bonding of the carrier on a reconstituted wafer/panel, epoxy molding compound (EMC) dispensing, compression molding, Cu revealing, RDL fabrication, solder ball mounting, etc. – are not well understood. Intended to help readers learn the basics of problem-solving methods and understand the trade-offs inherent in making system-level decisions quickly, this book serves as a valuable reference guide for all those faced with the challenging problems created by the ever-increasing interest in FOWLP, helps to remove roadblocks, and accelerates the design, materials, process, and manufacturing development of key enabling technologies for FOWLP.
650 0 $a Electronic circuits. $3 563332
650 0 $a Nanotechnology. $3 557660
650 0 $a Optical materials. $3 672695
650 0 $a Electronic materials. $3 1253592
650 1 4 $a Circuits and Systems. $3 670901
650 2 4 $a Nanotechnology and Microengineering. $3 722030
650 2 4 $a Optical and Electronic Materials. $3 593919
710 2 $a SpringerLink (Online service) $3 593884
773 0 $t Springer Nature eBook
776 0 8 $i Printed edition: $z 9789811088834
776 0 8 $i Printed edition: $z 9789811088858
776 0 8 $i Printed edition: $z 9789811342660
856 4 0 $u https://doi.org/10.1007/978-981-10-8884-1
912 $a ZDB-2-ENG
912 $a ZDB-2-SXE
950 $a Engineering (SpringerNature-11647)
950 $a Engineering (R0) (SpringerNature-43712)